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ABSTRACT
Developing techniques for the parallel fabrication of Complementary Metal Oxide
Semiconductor (CMOS) compatible single walled carbon nanotube (SWNT) electronic devices
is of great importance for nanoelectronic applications. In this thesis, solution processed SWNTs
in combination with AC dielectrophoresis (DEP) were utilized to fabricate CMOS compatible
SWNT field effect transistors (FETs) and single electron transistors (SETs) with high yield and
their detailed electronic transport properties were studied. Solution processing of SWNTs is
attractive not only for the high throughput and parallel manufacturing of SWNT devices but also
due to the ease of processing at room temperature, and compatibility with various substrates.
However, it is generally believed that solution processing introduces defects and can
degrade electronic transport properties. The results presented in this dissertation show that
devices assembled from stable solutions of SWNT can give rise to high quality FET devices at
room temperature and relatively clean SET behavior at low temperature. This is a strong
indication that there are no or few intrinsic defects in the SWNTs.
The dissertation will also discuss the controlled fabrication of size tunable SWNT SET
devices using a novel mechanical template approach which offers a route towards the parallel
fabrication of room temperature SET devices. The approach is based on the formation of two
tunnel barriers created in a SWNT a distance L apart by bending the SWNT at the edge of a local
Al/Al2O3 bottom gate. The local gate tunes individual electrons one by one in the device and
defines the size of the quantum dot though its width. By tuning both the back gate and local gate,
it is possible to tune the transparency of tunnel barriers and the size of the quantum dot further.
Detailed transport spectroscopy of these devices will be presented.
iii
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CHAPTER 1: INTRODUCTION
1.1 Motivation

One may think that Nobel Prize winner Richard Feynman (figure 1.1a) could accurately
predict the future of condensed matter physics after reading his famous speech from the
American Physical Society Meeting in 1959, There’s Plenty of Room at the Bottom [1]. In his
speech he began with the statement, “What I want to talk about is the problem of manipulating
and controlling things on a small scale.” He went on to talk about a realm of different areas in
science where he envisioned miniaturizing computers from wires that are 1-10 nm in diameter,
writing an entire encyclopedia on a head of a pin, building ultra-high powered electron
microscopes, and rearranging atoms one by one. Many of these challenges have been
demonstrated and driven by the field of Nanotechnology; which is technically defined as “the
understanding and control of matter at dimensions between approximately 1 and 100
nanometers, where unique phenomena enable novel applications [2].” Utilizing these unique
phenomena we may enable more efficient, powerful, and cleaner applications. Figure 1.1b shows
an image of a defining moment in nanotechnology history where workers at IBM arranged a
number of xenon atoms on a nickel surface using a Scanning Tunneling Microscope (STM) to
spell out “IBM [3].”
Twelve years before Feynman’s talk, John Bardeen, Walter Brattain, and William
Shockley invented the transistor (figure 1.2a), a three terminal solid state electronic device that
allows for control of electric current or voltage between two of the terminals by applying a
voltage to the third terminal [4]. The transistor has enabled an endless list of applications, from
controlling amplification in radios to the personal computer. Due to its tremendous impact
Bardeen, Brattain, and Shockley received the Nobel Prize in 1956. The invention of the transistor
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immediately lead to the discovery of the integrated circuit 3 years later by Jack Kilby at Texas
Instruments and Robert Noyce of Fairchild Semiconductor Corporation, which provided a means
of logic and computation. By 1965, Intel’s cofounder Gordon Moore was already thinking about
cramming more electrical components onto an integrated circuit as he stated in Electronics
Magazine [5]. He eventually devised the well known “Moore’s Law” which stated that the
number of transistors on an integrated circuit will double every two years. Despite the criticism
of this law from year to year, it turns out it has proven true to this day (figure 1.2c). Intel now
produces a silicon based transistor with a minimum feature size of 32 nm, and is still working on
scaling it down further.
As silicon based electronics become smaller and smaller they are beginning to reach
fundamental scientific and technological limits. Several problems arise due to this scaling such
as heating, short channel effects, leakage current, and quantum effects begin to play a role [6].
Heating is a very clear problem to anyone that owns a laptop and can hardly sit it on their lap for
more than several tens of minutes before it becomes to hot. The realization that Moore’s law is
approaching a road block had inspired researchers in academics and industry to develop
alternative technologies.

(a)

(b)

Figure 1.1 (a) Photograph of Nobel prize winner, Richard Feynman. (b) STM image of arranged
xenon atoms on a nickel surface using scanning tunneling microscopy [3].
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Feynman’s envision of wires of 10 to 100 atoms (or ~1 to 10 nm) in diameter has now
come true. Advanced materials science and chemistry has enabled the synthesis of nanowires and
nanotubes with controllable diameters, down to ~ 1 nm. Discovered by Iijima [6] and Betune [7]
in 1993, single walled carbon nanotubes (SWNTs), a single layer of graphite (graphene) rolled
up into a tube, have shown much promise to replace silicon based electronics due to their small
diameter (~1 nm), excellent electronic properties, and exceptional mechanical and optical
properties [8].
A tremendous amount of work has been done to continually improve electronic devices
based on SWNTs and have shown properties that rival Si based electronics. Although SWNTs
have shown great potential for electrical applications, their way into electronics industry has
been slowed due to several issues such as the lack of device to device reproducibility, compatibly
with today’s microfabrication technologies which are complementary metal oxide semiconductor
(CMOS) technologies, and scaled up and reliable fabrication techniques [9]. One of the major
problems for device to device reproducibility has been hindered by the fact that not all nanotubes
are of the same chairlty and diameter, which determines the electronic properties of the SWNTs
(i.e. if they are semiconducting or metallic), although there has been some recent progress in the
last five years for separation [10]. The absence of reliable assembly techniques that are
compatible with today’s microfabrication technologies, which require temperatures less than
4500 C and making good contacts to SWNTs are also a major concern. Moreover, once we are
able to integrate SWNTs into circuits by compatible technologies, the devices should show the
high performance properties as promised.
Therefore, the fabrication of high quality devices, which contain SWNTs that are clean
and defect free are desired for high performance devices. This has been mostly accomplished by
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high temperature growth of SWNTs directly on the substrate via chemical vapor deposition
(CVD) at temperatures around 9000 C. However, as mentioned above, temperatures exceeding
4500 C are not compatible with current CMOS fabrication technologies.
Post synthesis fabrication techniques from SWNTs dispersed in solution from their bulk
(solution processed SWNTs) offers an attractive alternative to high temperature growth for the
parallel assembly of electronic devices due to the ease of processing at room temperature as well
as compatibility with CMOS technology and various substrates including plastics [12-13].
Recently, there has been tremendous effort and continuous progress in producing high quality
SWNT stable solutions and effort to minimize degradation [7-9]. This has led to the sorting of
metallic and semiconducting SWNTs [10], and the commercialization of electronic grade SWNT
solutions [11].
Although considerable progress in solution processing of SWNTs has been made and
they provide a feasible route towards commercialization, high quality devices from solution
processed SWNTs have yet to be realized. There are a number of questions about solution
processed SWNTs that remain unanswered. For example, do the solution processed SWNTs
contain a substantial amount of defects as expected that are affecting the electrical properties? If
so, how are they affecting the electronic properties? Can we still use them in electronic circuits?
Can we improve and control the electrical properties of the SWNT devices by device
engineering? All of these questions have a direct effect on how we should proceed with this
technology.
Consequently, this thesis addresses the assembly of solution processed SWNTs into
electronic devices using a CMOS compatible fabrication technique and evaluating, improving,
and controlling their electronic properties. Although much of the focus mentioned above is on
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technology, the work presented in this thesis relies heavily on semiconductor and devices physics
as well as fundamental electron transport in low dimensional nanostructures. The results
presented here provide a significant technological and scientific understanding for the use of
solution processed SWNTs for future technologies and for novel electronic devices.

Figure 1.2 (a) Image of the first transistor invented in 1947. (b) Example of an integrated circuit.
(c) Moore’s law, showing the minimum feature size on the integrated circuit as a function of
time.
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1.2 Organization of this thesis

We will begin with a discussion on the detailed background on carbon nanotubes and
their electrical properties, assembly techniques of carbon nanotubes, and discuss electronic
transport through single electron transistors or “quantum dots.” This will provide the state of the
art in this field and set a framework for future discussions.
After discussing the background topics, I will provide details of the fabrication
procedures performed in our lab in Chapter 3. This chapter will include a description on the
fabrication of electrode patterns using optical and electron beam lithography, experimental
details for the assembly of carbon nanotubes using dielectrophoresis, and measurement setups.
In Chapter 4 we will show improved transistor device properties of solution processed
SWNT devices assembled by dielectrophoresis including individual SWNTs with high mobility
and on-state conductance, local gated devices with low subthreshold swing and threshold
voltage, and large area aligned arrays for high quality transistors.
Chapter 5 will present detailed low temperature transport measurements on DEP
assembled SWNT devices. In contrast to the general belief that solution processing introduces
many defects in SWNTs and can degrade the electric properties, we show that devices assembled
from stable solutions can give rise to relatively clean SET behavior. I will show transport
measurements on devices with multiple defects and SWNT devices and present possible models
to determine the origin of the defects in the devices.
Subsequently, in chapter 6 we will show a controlled fabrication technique of single
electron transistors from carbon nanotubes. We will explore the physics of these devices by
electron transport measurements at low temperature. Room temperature single electron charging
in these devices will be presented by scaling the device size down to sub-50 nm.
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Concluding this thesis, I will discuss future directions related to this work and suggest
possible further experiments.
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CHAPTER 2: BACKGROUND
2.1 Historical overview of carbon nanotubes

The first observations of nanostructured forms of carbon are thought to have been seen in
1985 where fullerenes or C60 (hollow spheres entirely formed of carbon, also known as
“buckyballs”) were discovered by noble prize winners Robert Curl, Harold Kroto and Richard
Smalley [1] (figure 2.1a). This discovery sparked interest in structures containing elemental
carbon and a significant amount of research activity.
(a)

(b)

(c)

(d)

Figure 2.1 Nanostructured carbon. (a) C60 “buckball” (b) Multi-walled carbon nanotube. (c)
Single sheet of graphite (graphene). (d) Single-walled carbon nanotubes.
In 1991, while Sumio Iijima at NEC were attempting to produce C60 from an arc
discharge method, he discovered multi-walled carbon nanotubes (MWNTs, figure 2.1b) which
are multiple concentric tubes of single layer rolled up graphite (graphene, figure 2.1c) [2].
Although, there are arguments claiming that nanotubes were first observed as early as 1952 [3],
Iijima's 1991 paper generated unprecedented interest in carbon nanostructures and has since
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fueled intense research in the area of nanotechnology. Many theoretical predictions about
structure and electronic properties of SWNTs quickly followed Iijima’s discover [4-7]. Just two
years later, methods were developed by Iijima [8] and Bethune [9] to produce single walled
carbon nanotubes (SWNTs, figure 2.1d), i.e. a single sheet of graphite rolled into a cylinder.
Following this discovery researchers were able to produce larger qualities of SWNTs using laser
ablation which spurred intense research on this material [10]. Soon after, we discovered that
SWNTs have excellent electrical and mechanical properties rivaling all known materials.
2.2 Carbon nanotube structure

Understanding the atomic structure of carbon nanotubes is best done by starting with a
single sheet of graphite [11], “graphene.” Graphene is a sp2 bonded network of hexagonally
arranged carbon atoms, with two atoms per unit cell. Forming a carbon nanotube is conceptually
understood by rolling up the graphene sheet into a seamless tube. The tube can be rolled at many



different angles and therefore one uses a chiral vector Ch  na1  ma2 (shown in figure 2.2a) that

defines the angle that it is rolled at, which can be simply written as (n,m), where



a1  (a 3 2, a / 2) and a 2  (a 3 2,a / 2) are the basis vectors and a=2.49 angstroms is the
lattice constant. The choice of n and m define the properties of the nanotube. The “chirality” is


measured by its chiral angle θ, the angle between a1 and Ch . Two examples of different chiral

angles are shown in figure 2.2b and 2.2c. Figure 2.2b displays a “armchair” nanotube with θ=30○
and indices of (n,n) [12]. The armchair SWNTs turns out to be metallic which we will discuss in
the next section.
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(a)

(b)

(c)

Figure 2.2 (a) A graphene sheet showing the chiral vector Ch and basis vectors a1 and a2 which
points from the origin to the point which is rolled up to the origin. In this diagram, Ch = 4a1+2a2,
so this nanotube is classified as (n,m) = (4, 2). Inset: Scanning tunneling microscope image of a
SWNT. (b) Example of a “armchair” nanotube. (c) Example of a “zigzag” nanotube. Adpated
from ref [12].

Figure 2.2c shows a “zigzag” nanotube with indices (n,0) with θ=0○ and turns out to be
semiconducting. The diameter of the nanotube is given by
d


Ch





(na12  ma22





3a n 2  nm  m 2



.

(2.1)

Currently, there are not any concrete techniques for the synthesis of precise chiral angle during
growth. However, there has been some recent progress for an enrichment of certain chiral angles
during growth [13] or enrichment of semiconducting or metallic nanotubes post synthesis [14].

2.3 Electronic properties of carbon nanotubes

The band structure of carbon nanotubes is typically derived from graphene, which is
given by a tight binding approximation that includes only the π and π* orbitals of graphene (see
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reference 11 for a detailed derivation). The resulting band structure of graphene is shown in
figure 2.3a. In the low energy regime both the valence and conduction band can be approximated
as a cone structure with slopes give by the Fermi velocity v F  8.1  10 5 m/s and whose apices
meet at the K-point of the Brillouin Zone. This approximation ignores the trigonal warping of the
graphene lattice [15].

(d)

(b)
(a)

(e)

(c)

Figure 2.3 (a) Band structure of graphene. The valence band and the conduction band meet at six
points that lie at the Fermi energy, but only two of these points. At the Dirac points, the density
of states vanishes, therefore graphene can be considered as a zero-gap semiconductor. A
graphene sheet rolled up into a nanotube introduces a quantization of the circumferential
momentum, basically cutting slices from the band structure. If the slice cuts though the apices of
the cone the nanotube is metallic (b), otherwise it is semiconducting (c). (d) Energy dispersion
for a metallic nanotube with E (k )  v F k , and (e) a semiconducting nanotube with a
hyperbolic dispersion.
Rolling the graphene sheet into a nanotube imposes a quantization on the electron wave
functions, k C  C  2i, where kC is the circumferential component of the electron wave function,
C is the magnitude of the chiral vector, and i is an integer. This quantization essentially cuts
slices out of the cone shaped structure (figure 2.3b and 2.3c). The chirality will dictate if these
11

slices pass though the cone’s apices to form hyperbolic bands and induce a band gap. A nanotube
that is metallic will fill the relationship n  m  3i, whereas all others are semiconducting. The
energy dispersion of the ith subbands is given by
E i (k )  

v F k 2  E gi / 22 ,

(2.2)

where E gi is the band-gap energy for the ith sub-band. By inserting Eg=0 into equation 2.2 the
band structure becomes linear, E (k )  v F k , as shown in figure 2.3d. Whereas in
semiconducting SWNTs the dispersion is hyperbolic with a non-zero Eg (figure 2.3e).
In practice, the majority of metallic SWNTs possess a small band gap in tens of meV due
to some curvature, strain and electron-electron interactions [16]. Therefore most small band gap
nanotubes are grouped in with the “metallic” set.

2.4 Assembly of carbon nanotube devices

Assembly of SWNT and other nanomaterials into device structures is not a trivial task. It
is in fact a science in itself. In this section I will review the different assembly techniques of
SWNTs, particularly into electronic device structures. Additional details on the assembly of
SWNTs can be found in references 17 and 18.
2.4.1 Find ‘em’ and wire ‘em’ technique

Many important observations in SWNT electronics have been made by the find ‘em’ and
wire ‘em’ approach. This technique involves random placements of SWNT either on prepatterned electrodes or by dispersing or growing them on substrates, locating them with atomic
force microscopy (AFM) or Scanning Electron Microscopy (SEM), and finally defining source
and drain electrodes using electron beam lithography (EBL). Using this approach, the first
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SWNT FETs [19, 20] and SETs [21, 22] were realized. Figure 2.4a shows an AFM image of the
first SWNT FET device fabricated by placing a SWNT between two electrodes prefabricated on
Si/SiO2 substrates. Figure 2.4b and 2.4c shows images of the first SET devices found in SWNT
by the ‘find’ em and ‘wire’ em technique. Although the “find’em and wire’em” fabrication
techniques give rise to interesting physics and show the possibility of functional nanotube
devices, they are not suitable for parallel fabrication of SWNT devices as they are very time
consuming and based on random placement. Therefore there is a strong need today for the
development of large scale and reliable assembly techniques of SWNT.

(a)

(c)

(b)

Figure 2.4 (a) First SWNT field effect transistor, fabricated by Delft group [19] (b,c) First single
electron devices fabricated from SWNT by the ‘find’ em and ‘wire’ technique where the SWNTs
are placed between source and drain electrodes [21,22].

2.4.2 Direct growth techniques

Among the several techniques to assemble SWNT devices, patterning catalyst for the
chemical vapor deposition (CVD) growth process is the most widely used [23, 24]. The
procedure is as follows: Photolithography or electron beam lithography are used to pattern
catalytic islands at precise positions on the wafer (figure 2.5a). After the catalysts are defined,
13

the nanotubes are grown at ~ 9000 C using the CVD method. The CVD method is typically done
by placing the substrate into a quartz tube furnace and flowing a mixture of Argon, Hydrogen
and a carbon feedstock gas, while heating the furnace up to 900 C. The feedstock gas typically
consists of methane as the carbon source. Depending on the growth procedures and catalyst
density, individual nanotubes will grow from island to island or directly perpendicular to an
island, allowing individual nanotubes to be isolated. Following the growth, electrical contacts
can be made without imaging. In additional to individual nanotube devices, parallel arrays of
nanotubes have also been demonstrated by direct growth techniques as shown in figure 2.5b [25].
Although high quality devices have been obtained using direct growth CVD technique
[26-29], however, CVD requires high growth temperatures (9000 C), which is not compatible
with current Complementary metal–oxide–semiconductor (CMOS) fabrication technologies,
where temperatures below 4500 C are desired [30].

(a)

(b)

Catalytic islands
Figure 2.5 (a) Patterned catalytic islands for individual SWNT growth by CVD [23]. (b)
Patterned islands for large area parallel arrays of SWNT growth on quartz substrates [25].
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2.4.3 Post-synthesis techniques

An attractive alternative to direct growth technique for the high throughput assembly of
electronic devices at selected positions of the circuit is from post-synthesis fabrication using
carbon nanotubes already dispersed in solution from their bulk (solution processed SWNTs) [17,
31-34]. Solution processing could be advantageous due to its ease of processing at room
temperature, CMOS compatibility, and potential for scaled up manufacturing of SWNT devices
on various substrates.
SWNTs in their bulk form are insoluble in most organic solvents such as acetone,
ethanol, IPA, etc. They tend to form bundles, and consist of catalytic particles and amorphous
carbon. Consequently, there has been continuous progress in the effort to produce stable and
purified SWNT solutions that contain stabilized individual SWNTs.

(a)

(b)

Figure 2.6 (a) Noncovalent absorption: introduction of surfactants on SWNTs for dispersion. (b)
Covalent functionalization of SWNTs with acids to introduce COOH groups.

To afford stable suspensions it is necessary that (1) individual SWNTs are dispersed
(debundled) and stabilized in the solution and (2) impurities such as catalytic particles and
amorphous carbon from the growth procedure are removed [34,35]. Common techniques that are
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implemented in achieving these goals are noncovalent adsorption or covalent functionalization.
The former typically involves encapsulating the SWNTs with surfactants (figure 2.6a) using
long, aggressive sonication times while the latter entail functionalization to the SWNT sidewall
through acid treatments that introduce carboxylic groups (figure 2.6b) which separate bundles
and stabilize suspensions. Over the last few years, there has been tremendous effort and
continuous progress in producing high quality SWNT stable solutions [14, 31 ,34]. This has led
to the sorting of metallic and semiconducting SWNTs [14] and the commercialization of
electronic grade SWNT solutions [36, 37]. Much of chapter 4 and 5 consist of measurements on
solution processed SWNTs. In particular, in chapter 5 we probe the defects in solution processd
SWNTs by low temperature transport spectroscopy and find that there are fewer defects than
expected.
There are a variety of different solution based assembly techniques for SWNTs. Here I
will focus mainly on techniques that lead to functional electronic devices. Some of these include
chemical and biological patterning [38,39], flow assisted alignment [40], Langmuir-Blodgett
assembly [41], bubble blown films [42], and contact printing [43], spin coating assisted
alignment [44], evaporation driven self assembly [45]. The majority of these techniques are only
suitable for large area devices and can not be controlled down to individual nanostructure
devices. In addition, although these techniques have shown the ability to align nanotubes or
nanowires horizontally with one another, they are often not able to assemble nanostructures at
precise positions of the circuit. Therefore, because of the usual need for other circuitry on
different positions of the substrate, there are additional etching and chemical procedures
following the assembly, which can be costly and time consuming.
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An emerging technique that can address these challenges is AC dielectrophoresis (DEP).
DEP referees to the use of electric fields to manipulate charged particles in solution. DEP has
been utilized for the assembly of 1D nanomaterials such as SWNTs and NWs. In 1996
Yamamoto et al. first demonstrated the ability to assemble SWNTs on microelectrodes using DC
electrophoresis [46] and later in 1998 using AC dielectrophoresis [47]. In 2000, T. Mayer and
coworkers demonstrated the ability to assemble gold NWs using DEP and later fabricated arrays
of NW resonators by DEP [48-49]. And, in 2007 Krupke and coworkers showed it is possible to
assemble SWNTs on a fairly large scale [50].
DEP is advantageous over the other solution processed assembly techniques because it
allows for the positioning of SWNTs from large areas to individual tubes at pre-defined positions
of the circuit with scalability and uniformity. In addition there is no need for post etching or
transfer printing of the NWs after the assembly. In the following section I will give a more
detailed background of the mechanism of DEP.

2.4.4 Dielectrophoresis

Electrophoresis refers to when a charged particle is placed in a uniform or non-uniform
electric field; it will be acted on by an electrostatic force that will cause it to move along the
electric field towards an electrode of opposite polarity [51-54]. Dielectrophoresis refers to the
same concept; however the electric field is non-uniform. DEP can also be defined as the force on
an induced dipole in a neutral or conducting particle due to the presence of an external and nonuniform electric filed.
The conceptual basis of DEP is well known. When a particle is subject to DEP, free and
bound charges on a neutral particle will redistribute to create a effective dipole. Assuming the
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particle is isotropic and electrically neutral each end of the dipole is expected to have equal and
opposite charge. For a uniform electric field the equal and opposite charges on the poles will be
acted on by an identical field and therefore the electrostatic forces will cancel each other out,
creating a zero net force. However, for a non-uniform electric field both poles of the dipole will
be acted on by differing electric fields, which result in a net force and causes a particle to move
along the electric field gradient. This effect is illustrated in figure 2.7 where the polarity of the
particle is constant. If an AC potential is applied to the electrodes the translational force on the
neutral particle will be the same and towards the smaller electrode. This is due to the fact that the
net force on the particle depends on the gradient of the electric field and not the polarity.
Particles with large aspect ratios such as nanotubes and nanowires will also be influenced by a
torque which align the wires along the electric field lines, because the anisotropic shaped of the
nanotube will induce the strongest dipole moment along the axis of the tube.

Figure 2.7 Illustration of electrophoresis: (a) DEP on a particle, where the electrostatic force
draws the particle to the electrode of opposite polarity. (b) A neutral particle will form a dipole
when placed in an electric field. (c) DEP on a wire. The wire will not only form a dipoles but the
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mismatch on the two poles will result in a torque on the wire, which aligns it along the electric
field lines.

We can calculate the DEP force on a particle analytically by first considering the force on
a dipole in a non-uniform electric field,
Fdipole  p  E,

(2.3)

where p is the dipole moment vector and E is the electric field vector. In the time varying case of
the electric field, this equation becomes
Fdipole (t )  Re[p * exp( jt )]   Re[E * exp( jt )],

(2.4)

where p* and E* are the complex dipole moment and complex electric filed vector respectively.
The time averaged of this equation is

Fdipole (t )  Re[p *  E*],

(2.5)

where  E * is the complex conjugate of the electric field vector. To calculate the DEP force on
a particle using Eq. 2.5 we need to determine the effective induced dipole moment that is formed
in a particle due to the presence of an external electric field. We can consider a particle in an
uniform electric field oriented along the z direction which is given by E  E 0 zˆ , which is a
standard electrodynamics problem [53]. The effective dipole potential turns out to be
 induced (r , ) 

 *p   m* 3 cos( )
.
R E0
r2
 *p  2 m*

(2.6)

We can compare this expression with the solution for an electric potential of a point dipole in a
medium,
 dipole (r ,  ) 
and obtain a effective induced dipole moment of
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peff cos( )
4 m r 2

(2.7)

p eff  4 m K f ( sphere ) E 0
where K f ( sphere) 

 *p   m*
 *p  2 m*

and  *    i

(2.8)


. Here, ε is the dielectric constant, σ is the


conductivity and ω is the frequency of the applied electric potential. Kf represents the ClausiusMossotti factor for a sphere and varies for different objects. Combining equation 2.8 and 2.5 we
find that the force is given by

 

2
FDEP  c m Re K f E RMS
,

(2.9)

where c is a geometrical factor of the object. For a nanotube, this equation can be modified for an
elliptical object with radius r and length l, and can be written as

FDEP

  *p   m*  2
 r l m Re
E RMS .
*
  m 
2

(2.10)

Taking the real part of the Clausius-Mossotti factor we come to a final equation of

FDEP

  2 ( m  p   m2 )   m p   m2  2
 r l m 
E RMS .
 2  m2   m2


2

(2.11)

DEP has also been considered as a technique for the separation of metallic and
semiconducting SWNTs [55]. However the mechanism is not completely clear, and separation
has not been completely successful using DEP. Following ref 56 and references within we can
get a general idea on how the DEP force works as a function of frequency. We assign the
permittivity of s-SWNTs to be 2.5ε0 and the conductivity to be 105 S/m. The permittivity of H2O
at room temperature is ~80ε0, and the conductivity of H2O to be ~ 5.5 μS/m [57]. We assign a
value of 108 S/m for the conductivity of m-SWNTs and the dielectric constant for metallic
carbon nanotube is taken to be very large -10000ε0 [58]. Figure 2.8 shows a plot of Re(Kf) versus
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frequency of the applied AC voltage for s-SWNTs and m-SWNTs in H2O. Evidently, in this
simple case, we obtain a positive DEP force on both semiconducting and metallic SWNT up to
~5 GHz. However, m-SWNTs may be more favored because of the stronger DEP force on them
but s-SWNTs may still be attracted to the electrodes.
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Figure 2.8 Plot of the real part of Kf for metallic SWNTs and semiconducting SWNTs suspended
in H2O. Indicates the DEP force is positive for both types of SWNTs for values of the frequency
up to ~5 GHz (where the curves drop off).

In our experiments discussed in chapter 4 we find that 70% metallic and 30% SC
nanotubes are trapped which is consistent with other studies [59-62]. This may be not expected
since the force on the metallic SWNTs is so much greater. There have been a number of studies
that explain why s-SWNTs can be assembled. The most common explanation was first put forth
by Krupke et al that explained the trapping of s-SWNTs due to a surface induced conductance on
the s-SWNT due to surfactants [63]. This assumes that the s-SWNTs do not have a conductivity
at zero gate voltage. Lin et al performed theoretical studies also on surfactant based SWNT
solution and found electrothermal flow [64]. Electrothermal forces are created by a gradient of
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heat in the solution caused by heating the electrode with the AC field and creates a movement of
the SWNT in the water. They concluded that this force plays a strong role in the dynamics of the
s-SWNTs during the DEP process and allows for placement. Dimaki et al assumed a
conductivity of the s-SWNT to be 105 S/m and calculated a positive force on s-SWNTs [56].
This assumes that the s-SWNT is broken up into several short conducting segments with ~100
nm spacing based on previous experimental evidence [65]. Although the force on metallic
SWNTs (m-SWNTs) is much larger, their theoretical calculation accounted for Brownian motion
and fluid flow which show that there is a relatively large probability of s-SWNTs. For example,
s-SWNTs suspended in a surfactant free solution such as IPA obtain a 20% probability of being
trapped. More theoretical work is currently needed to understand the exact mechanism for the
assembly of semiconducting SWNTs.

2.5 Carbon nanotube field effect transistors

In this section I will review the basics of carbon nanotube field effect transistors, which
will lay the background for the observations mainly discussed in chapter 4. The first nanotube
field effect transistors were reported by Tans et al and Martel et al 1998 using a similar geometry
of that shown in figure 2.9a [19,20]. A semiconducting nanotube is connected between two metal
electrodes known as the source and drain, and is capacitivly coupled to a nearby gate voltage that
can control the conductance in the nanotube channel, similar to a standard metal oxide field
effect transistor (MOSFET).
In figure 2.9b we show a representative plot of the conductance as a function of gate
voltage for a p-type nanotube device (i.e. hole transport) [66]. The nanotube conducts well at
high negative gate voltages and shuts off at high positive gate voltages. Where the nanotube
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shuts off is known as the threshold voltage. We can understand this behavior by looking at figure
2.9c though 2.9e, which shows the corresponding band diagram at different gate voltages (Vg=5, 0 and, 5 V). The position of the Fermi level at the contacts and the position of the Fermi level
in the nanotube determine whether the device is conducting at certain gate voltages.

(b)

(a)
Source

Carbon Nanotube

Drain

SiO2

Si++

(c)

Gate

(e)

(d)

Figure 2.9 (a) Side view of a typical carbon nanotube transistor. The nanotube is contacted by
source and drain electrodes on each side to apply a source drain bias to and a conducting gate
electrode (Si++) separated by a thin layer of dielectric which is typically SiO2. (b) Typical
conductance versus gate voltage curve showing an increase in current at negative gate bias
indicating p-type (hole) transport. (c) Band diagram for the nanotube device at Vg = -5 V, where
the Fermi level is set deeper in the valence band, leading to higher conductance. (d) At Vg = 0 V
the Fermi level is positioned such that it lies slightly below the valence band due to the work
function of the contacts, giving rise to intermediate conduction. (e) The Fermi level lies directly
in the band gap at Vg = 5 V, putting the transistor in it’s off state. Adapted from reference [66].
The Fermi level at the contacts is determined by the work function difference of the
nanotube/metal contacts. The most common metals used for making contact to SWNTs is
palladium, gold, and platinum, which typically induced the Fermi level to lie below the valence
band end, causing p-type conduction. It is possible to observe n-type behavior in SNWTs by
using low work function contacts such as Scandium or Calcium [67-68]. The position of the
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Fermi level in the nanotube is determined by the applied gate voltage. Higher negative gate
voltage (figure 2.9c) increases the amount of available states by lowering the Fermi level deeper
into the valence band, and hence increases conduction. By applying high positive gate voltage
the Fermi level is raised into the band gap where no states are available and therefore stops
conduction (figure 2.9e). If the gate voltage is increased in the positive direction further, the
Fermi level can be raised into the conduction band and conduct electrons, demonstrating
ambipolar behavior [69]. This type of behavior is commonly observed for small band gap
nanotubes in this thesis, but rarely seen for semiconducting nanotubes with large band gaps. This
is possibly due to large tunnel barriers limiting the electron conduction.
From the current versus gate voltage curve (i.e. transfer characteristics) one can
characterize the performance of a device by extraction of several parameters. The conductance of
the device in the on state can simply be found by Ion/VDS. The Landauer formula allows us to
calculate conductance of for a 1-D channel which is given by
 e2 
G    Ti
h i

(2.12)

where Ti is the transmission probability of the ith channel [70]. Nanotubes have four degenerate
channels for which electrons can travel (two spin plus two orbital); i.e. they can be spin up or
down, and can move around the nanotube clockwise or counterclockwise. Therefore the
maximum conductance for a single nanotube device is given by 4e 2 / h  155 μS  (6.5 kΩ)-1.
Conductance has been found around this limit in semiconducting nanotubes, implying ballistic
transport [27]. This value depends heavily on the quality of the contact the nanotube diameter.
Device performance can be determined by a number of other parameters also. First, the
transconductance,
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gm 

dI
,
dVG

(2.13)

which is proportional to the capacitance between the tube and the gate. The maximum theoretical
transconductance is the same as the maximum value of conductance 4e 2 / h  155 μS/V [71],
however the highest reported value for a single nanotube device has been 30 μA/V, which was
achieved by more advanced geometries using high K dielectrics [72].
From the transconductance we can calculate the field effect mobility,
L2

gm ,
CG  VDS

(2.14)

2L
,
ln(2h / r )

(2.15)

where the gate capacitance is
CG 

and L is the length of the channel, ε=3.9ε0 is the dielectric constant for SiO2, h is the thickness of
the oxide, and r is the radius of the SWNT [26]. The mobility is limited by the quality of the
nanotube, contact, and diameter which is very well investigated in reference 26. The maximum
mobility for clean SWNTs is found to be  peak ~ 1000cm 2 / Vs  (d (nm)) 2 , where d is the
diameter of the nanotube. We will show in chapter 4 that our DEP assembled SWNT devices
show mobilities close to this performance limit.
A final figure of merit for SWNT devices is the subthreshold slope, which is measured by

S

dV
.
d (log(I ))

(2.16)

The subthreshold slope (in units of mV/decade) basically determines the amount of voltage
needed to change the current by an order of magnitude and the threshold voltage is defined by
the amount of gate voltage needed to turn the semiconducting device on. Small values of the
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subthreshold swing and low threshold voltage are preferred in FETs for low power consumption
and high speed operation [73,74]. The minimum (best) value of subthreshold slope is 60 mV/dec
at room temperature [71]. Using local gates and high-K dielectrics this value has been reached in
experiments [74]. In chapter 4 we will show our device design and assembly technique to obtain
devices with low subthreshold slopes.

2.6 Single electron tunneling and coulomb blockade

Electronic transport deviates substantially from Ohm’s law in small scale conductors at
low temperatures. In general, when a conductor is coupled to a metallic lead though tunnel
junctions (a classical energy barrier though which electrons can be transported by quantum
mechanical tunneling), an electrostatic energy is needed to move the charge across the barrier.
When a small conducting island, usually called a quantum dot (QD), is connected to two metallic
leads through tunnel barriers it is often referred to as a single electron transistor (SET). Single
electron tunneling stems from classical electrostatics. In this section we will review the physics
of SETs which will lay the foundation for the devices and results discussed in chapter 5 and 6.
The majority of this section follows reference 75.

2.6.1 The single electron transistor

Figure 2.10 shows an equivalent circuit diagram for a SET, a conducting island (QD)
capactivley and resistively coupled to electron reservoirs. Additionally, a capactivley coupled
gate voltage is present which can shift the electrochemical potential of the QD linearly with
applied voltage. The material for which the SET can be fabricated from can vary from
semiconductor hetrostructures, metallic grains, patterned nanowires, and carbon nanotubes which
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will be reviewed in more detain in section 2.6.3. The basic SET phenomenon in all these
structures is similar. For a more detailed review see reference 76.

(a)

RS,CS

RD,CD
QD

VDS

I

CG
VG

(b)
Figure 2.10 Equivalent circuit diagram of a single electron transistor. A metallic island (QD) is
resistively and capacitively coupled to source and drain electrodes though tunnel barriers.

There are two conditions that need to be met to observe single electron tunneling or
Coulomb blockade (CB). First, the charging energy (EC=e2/C), which is derived from the amount
of energy needed to charge a capacitor, needs to be greater than the thermal energy (kBT). In this
case,

the

capacitor

is

the

QD,

so

the

total

capacitance

C

turns

out

to

be

C   C S  C D  C G , where CS, CD, and CG are the source, drain, and gate capacitance
respectively. In practice, the typical size of a QD is on the order of 1-1000 nm, and therefore
typically yields capacitance values on the order of several aF. Therefore in order to satisfy EC =
kBT measurements are usually performed at cryogenic temperatures (less than 50 K). However, it
has been shown in a number of different systems, including carbon nanotube, that SET behavior
is observable at high temperatures, even at room temperature. This will be further discussed in
section 2.6.5.
In addition to the charging energy, the resistance of the tunnel barriers also must satisfy a
relation in order to observe CB. It is necessary that the quantum charge fluctuations (δe) across
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the tunnel barriers should be less than e in order to isolate the leads from the QD [77]. Therefore,
a charge will be well confined on the QD if δe < Ec. From the uncertainty principle we know that
δe = h/τrc where τrc = RiCΣ=CΣ/Gi, is the time constant related with charging across barrier i. By
replacing EC with e2/CΣ we find a constraint on the barrier conductance, Gi,< 2e2/h. Therefore the
resistance of the tunnel barriers should be greater than h/2e2~25 kΩ to suppress the extended
states of the wavefunction and allow electrons to be localized on the QD.

2.6.2 Transport though a single electron transistor

Probably the most recognizable feature of SETs appears in the I-V (current-voltage)
curve. Figure 2.11a (red solid curve, Vg1) shows a typical I-V curve for an SET, displaying a
strong suppression in the current for VDS  e / 2C , which is known as the Coulomb gap. As the
gate voltage is changed (Vg1) the coulomb blockade can be lifted (blue dashed curve) and current
can be restored.
(b)

I
I

(a)

Vg2
-e/2C
e/2C

Vg1

Vg1

(c)
VDS

(d)
μN+1

EC

μN

μS

S

Vg

Vg2

μN-1
μN-2

μN+1
eVDS

μN

μD

D

S

μN-1

D

μN-2

Figure 2.11 Typical behavior of an SET at low temperatures. (a) At Vg1 (red solid curve) the
current is strongly suppressed at VDS  e / 2C , due to the presence of CB. (b) By changing the
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gate voltage to Vg2 (blue dashed curve) the CB can be lifted and current is restored. (c) Typical
current versus gate voltage curve for an SET, showing peaks in the current (Coulomb
oscillations) at different gate bias.
Figure 2.11b shows a plot of current versus gate voltage for an SET device at finite bias
voltage. The current is zero at Vg = Vg1 due to the absence of charge states in the bias window
(figure 2.11c). By changing the gate voltage to Vg2, it is possible to shift the electrochemical
potential of the SET and align the charge state within the bias window (figure 2.11d), which

V DS

leads to a peak in the current. The peaks in the current are also called coulomb oscillations.

max

D 

CG
CG  C D

S  

dI/dVDS

EC

∆VG

CG
CS

VG

min

Figure 2.12 Example of a stability plot for a SET (simulated using SIMON 2.0). Conductance
plotted as a function of source drain voltage and gate voltage. Brighter regimes symbolize higher
conductance and darker regimes symbolize Coulomb blockade. Outlined diamond shaped
regimes are referred to as Coulomb diamonds. The gate capacitance can be extracted from the
diamond spacing from the equation CG = e/ΔVG and the height of the diamond is a measure of
the charging energy (EC). The slopes of the diamond, αS and αD allow for the calculation of the
source and drain capacitance values, CS and CD.

By differentiating the I-V curves at different gate voltages we can come up with the well
known “stability plot” (figure 2.12), which shows a plot of the conductance versus source drain
and gate voltage. In this case the plot was simulated using a commercially available SET
simulator (SIMON 2.0) [78]. The white outlined diamond structures are known as Coulomb
diamonds. From the stability plot we can determine all of the capacitance values of the QD. The
gate capacitance can be calculated from C G  e / VG where VG is the width of the diamond
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and the source and drain capacitances can be calculated from the slopes of the Coulomb
diamonds as shown in figure,  S  CG / CS and  D  CG /(CG  CD ). The charging energy
U C  e 2 / C  can than be calculated from the total capacitance of the quantum dot or read
directly of the stability diagram from the diamond height.
This above description does not take into account any other quantum behavior besides
tunneling of electrons though the island. If the island is small enough compared to the electron
wavelength on the island, the energy levels are quantized due to confinement. These energy
levels are called single particle energy levels, ΔE. The single particle levels are only observable
when ΔE > kBT. Figure 2.13a shows a schematic energy diagram of the QD with including the
single particle levels. The black solid lines resemble the ground state energy of each charge state
and the dotted lines represent the quantized energy states. If the energy levels lie within the bias
window any of them can contribute to current flow, and therefore when bias voltage is increased,
these excited states are typically observed as they enter the bias window. At zero temperature the
current will increase stepwise (figure 2.13b) whenever an excited state enters the window. These
features are also observable in the stability plot as lines running parallel to the diamond edges.
Figure 2.13c shows a stability plot taken by Kuemmeth et al on a nanoparticle SET showing the
parallel lines running throughout the diamond [79].
In chapter 5 and 6 the stability plots will become extremely useful. The description above
is for single QDs, and therefore deviation from single QD behavior is particular evident in the
stability plots. In chapter 5 we will show experimental data from multiple QD devices and single
QD devices in carbon nanotube and in chapter 6 the stability plots will allow us to estimate the
size of the QDs and analyze capacitance values.
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μN+1
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μD

VDS

μN-1

Figure 2.13 (a) Schematic energy level diagram showing the single particle energy levels. (b)
Stepwise current versus voltage characteristics. (c) Stability plot taken from Kuemmeth et al [79]
showing single particle energy levels for a nanoparticle SET.

2.6.3 Fabrication of single electron transistors

The material that connects to the leads in an SET can considerably vary. Since the first
SET was demonstrated about 20 years ago in an aluminum tunnel junction [80], it has been
realized in a variety of systems including lithographically defined dots in GaAs/AlGaAs
heterojunctions [81], direct etching of Si substrate [82], metallic grains in nanopore [83],
colloidal nanocrystals [84]. Lithography defined dots in GaAs and Si MOSFETs typically
require sub-Kelvin temperatures for operation. In 2005, Petta et al demonstrated coherent
manipulation of electron spins in GaAs based quantum dots, which has recently reignited
tremendous interest in two-dimensional electron gases [85].

Metallic grains and colloidal

nanocrystals give smaller sized uniform dots with SET operating temperature ~100 K,
Nanowires [86-87] and single walled carbon nanotubes (SWNTs) [88-94] have been
considered to be good candidates for the fabrication of SETs because of their small diameters.
Fabrication of SET using SWNT relies on the introduction of tunnel barriers, which is discussed
in more detail in section 2.6.5.
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Figure 2.14 Different types of SET device fabrication methods: (a) surface pattering of
GaAs/AlGaAs heterostructure (b) etching of silicon substrate (c) metallic grain in a nanopore
(d) self assembly of CdSe colloidal nanocrystal (e) patterning of InAs nanowire with InP
barriers. (f) Nanotube SET defined by contacts.

2.6.4 Nanotube quantum dots

A number of different quantum effects in carbon nanotubes appear at low temperatures.
The energy scales of the quantum effects typically grow with decreasing system size and
therefore are more readily observed in SWNTs than in other mesoscopic systems. This makes
carbon nanotubes an ideal model system for investigation of 1-D physics.
These quantum effects include Coulomb blockade [22], Kondo effects [95], Wigner
crystallization [96], Franck-Condon blockade [97], Mott insulators [98], and spin-orbit coupling
[99]. The ability to observe such effects relies heavily on the contact resistance, cleanliness of
the nanotube, the charlity of the nanotube, and the number of carriers in the system. The most
common quantum effect observed experimentally is Coulomb Blockade, due to the quantization
of charge. The basic understanding of Coulomb Blockade is well understood, and can be applied
easily to carbon nanotubes.
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In carbon nanotubes the momentum is quantized in the transverse direction and they are
typically treated like 1-D objects. However, in practice we study a nanotube between two leads
of finite length L and therefore the zero discrete levels stemming from the zero-dimensional
nature of the nanotubes electronic structure manifest themselves and then the nanotubes act as
QDs. One can approximate the charging energy of a nanotube between two leads by a simple
model,
EC 

e2
e2
5 meV


C  0  r L L( m)

(2.17)

where εr = 3.9 is the dielectric constant of Si [100]. This formula has been the most accurate for
me to compare with my experiments, especially in chapter 5. However, there are others that just
take C as L or approximate C as CG from the cylinder on plane model. Taking just CG and
neglecting the tunnel barrier capacitances may lead to the wrong estimates since the tunnel
barrier capacitance are usually on the order of the gate capacitance.
We can also approximate the single particle levels as a function of L, using the particle in
a box model,
E 

hv F 1 meV

2 L L( m)

(2.18)

where h is planks constant and vF is the Fermi velocity [100].
In SWNTs, the coupling of the nanotubes to the leads play a large role in the transport
properties. For strong barriers (opaque) the tunnel rate (Γ) is small giving rise to large lifetime of
the electrons in the QD. If the barriers are transparence the energy levels are broadened. There
are three different types of QD regimes associated with these different degrees of confinement:
(i) Closed QD (hΓ << EC), where coulomb blockade dominates (ii) Intermediate (hΓ ~ EC) (iii)
Open QD regime (hΓ >> EC) where quantum interference of electrons giving rise to Fabry-Perot
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behavior. Most of the experiments described in this thesis are from the Coulomb blockade
regime.
2.6.5 Scaling towards room temperature operation

Two of the most fundamental challenges in single electron device technology are to
increase the operating temperature of SET devices to room temperature and mass fabricate
reproducible SET devices on a large scale. There have been a number of approaches to obtain
room temperature SET devices using carbon nanotube (shown in Figure 2.15) by introduction of
tunnel barriers by creating two kinks in a SWNT 20 nm apart using AFM [100], using local
chemical modification [101], introducing defects by La nanoparticles or an Argon beam [102],
and decreasing source and drain capacitance by shadow evaporation techniques [103]. We will
show in chapter 6 that by using our DEP and local gating techniques are method for the large
scale fabrication of room temperature SETs.
(b)

(a)

(d)

(c)

(e)

Figure 2.15 Different techniques for the fabrication for room temperature SETs using carbon
nanotube. (a) Mechanically kinking the SWNT with AFM. (b) Chemical modification by O2
plasma. (c) Introducing defects by La particles. (d) Placement of defects by Ar ion beam. (e)
Shadow evaporation of the contacts on top of an insulator.
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CHAPTER 3: DEVICE FABRICATION AND EXPEREMENTAL
METHODS
3.1 Introduction

Advances in nanofabrication techniques have made it possible to assemble and probe new
nanoscale materials. All of the devices described in this thesis consist of a SWNT connected
between two metallic electrodes (i.e. the source and drain) and coupled to a nearby gate
electrode. Figure 3.1 shows a cartoon of the three different device structures used in this thesis.
Figure 3.1a is a schematic of an individual SWNT connected by source and drain electrodes, and
capacitivly coupled to a nearby heavily doped Si back gate. These electronic properties of these
devices are discussed in chapter 4 and 5 where we probe the room temperature FET properties
and low temperature SET transport features respectively. The room temperature and low
temperature transport properties of the device pictured in figure 3.1b are discussed in chapter 4
and 6 respectively, where they can act as low power consuming FET devices or as a mechanical
templated SETs with controllable properties. Figure 3.1c shows a schematic diagram of a large
area device consisting of parallel arrays of SWNTs. The transport properties of this device will
be discussed in chapter 4.
I will first give an overview on the fabrication of electrode patterns using electron beam
lithography (EBL) and optical lithography and then discuss the fabrication of nanotube devices
using DEP. For the DEP assembly I will discuss important aspects such as choosing the right
carbon nanotube material, electrode design, and experiment setup. Throughout this thesis I will
discuss more details on the fabrication of specific devices using DEP. Finally I will discuss the
fabrication of individual SWNT local from random dispersion techniques, and then measurement
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setups. In the later chapters any subtle deviations from these simple devices design and
fabrication techniques will be discussed in detail.
(a)

CNT

Drain
SiO2
Si++

(b)

Source

Local Gate

Gate
CNTs

(c)

Figure 3.1 Device schematic of (a) individual back gated nanotube device on Si/SiO2 substrate,
and (b) Local gated individual carbon nanotube device. (c) Larger area parallel array of carbon
nanotubes between source and grain electrodes,
3.2 Fabrication of electrodes

We start the fabrication with highly doped (<0.005 Ω cm) 3 inch silicon substrates (~350
um thick from Silicon Quest International) with a 250 nm thick SiO2 capped layer. We perform
optical lithography using a bi-layer resist recipe to define the large electrode patterns such as
bonding pads, alignment marks for later EBL, and electrode leads typically consisting of 1 μm or
larger features. This saves on time and cost as opposed to fabricating the entire electrode patterns
with EBL, as well as allows for larger chips to be fabricated for easier handling.

3.2.1 Photolithography

3.2.1.1 Bi-layer resist recipe
Figure 3.2 shows a diagram of the procedure for the fabrication of metal structures on
Si/SiO2 substrates using optical lithography. We use a bi-layer resist due to its undercut feature.
The undercut is induced because the bottom layer resist is more sensitive to UV radiation. The
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undercut allows for easy lift-off of the metal structures after metal deposition. The same double
layer procedure with modified resist can be used for EBL which will be discussed below. The
bottom layer resist is obtained from MicroChem (LOR-3A) and is spin coated at 3000 rpm for 30
seconds and then soft baked in oven for 6 minutes at 1500 C. Shipley S1813 (essentially found in
any clean room) is then spun at 5000 rpm for 30 seconds and soft baked in an oven for 3 minutes
at 1000 C. After coating the resist the wafer is expose in a Karl Seuss mask aligner for 8 seconds
(note this time has increased from 4 seconds over the lifetime of the resist which has been ~2
years, most likely due to the age of the resist or a change in the mask aligner). After exposure,
the wafer is developed in CD-26 for 30 seconds, rinsed with DI H20 and blown dry. The wafer is
then hard baked at 1500 C for 10 minutes, and once again developed in CD-26 for 30 seconds,
rinsed in DI water and blown dry.

(a)

UV Light

(b)

(c)

Metal

(d)

Top Layer Resist
Bottom Layer resist

Si/SiO2

Exposure

Develop

Metal Deposition

Lift-off

Figure 3.2 Schematic diagram of the lithography process on bi-layer resist.

3.2.1.2 Metallization
The samples are then ready for metallization. I use 3 nm Cr as a sticking layer
(evaporated at ~ 0.1 A/s) using the electron beam evaporation and 47 nm Au (evaporated at ~0.5
A/s) from thermal deposition. This thickness is good enough to ensure that the wire sticks to the
pad easily during wire bonding.
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3.2.1.3 Lift-off
Lift off is done in warm PG remover (also obtained from MicroChem) at 600 C for 10-20
minutes. After 10 minutes the wafer can be squirted with PG remover with a plastic pipette to
ensure no metal is left over. After liftoff, the wafer is rinsed well in acetone, IPA, and water, and
then blow dry with nitrogen gas. Sometimes it may be necessary to sonicate in acetone directly
after rinsing in acetone to remove excess metal. If there is still excess metal after blowing the
wafer dry, the wafer can be placed back into acetone and sonicated for several minutes. Figure
3.3a shows an example of an optical lithography pattern after lift off. Figure 3.3b shows an
expanded view of the central regime where smaller electrodes will be patterned by EBL.

(a)

(b)

Markers for EBL

3 mm

Figure 3.3 (a) Optical micrograph of the chip after optical lithography. (b) Zoomed in image of
the active area, where further electron beam lithography will be performed to produce smaller
structures.
3.2.2 Electron Beam Lithography

After the fabrication of photolithography patterns, smaller electrode patterns, typically
less than 1 μm can be aligned using EBL from previously photolithography defined makers. We
have four 20 by 20 μm square markers outside the bonding pads (not shown in figure 3.3) for the
alignment of EBL using the Leica 5000 EPG+ system in Creol. This allows for alignment within
100 nm using the Leica machine if the optical lithography markers are well defined with strait
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and clean edges. One can define a number of other markers outside the bonding pads for
sequential EBL, which should typically be ~100 μm away from one another in x and y direction.
Note that the Leica system can not contrast Pd or Al markers with 30-50 nm thickness and
therefore Au markers should typically be used. We also define markers closer to the active area
of the electrodes during the photolithography step, typically in a working area of 500 μm for
alignment with the JC Nabity system (figure 3.3b).
EBL is either done on single layer PMMA or double layer MAA/PMMA resist. The
single layer resist must be used to fabricate very close (<300 nm) parallel lines and sometimes
needed for thin lines (<100 nm). However, I have fabricated sub-50 nm lines using double layer
resist. Double layer resist is necessary for structures where easy lift off is important.

3.2.2.1 Single layer resist for EBL
The single layer resist recipe is fairly straightforward: PMMA 950 K (C2, MircoChem) is
spun at 4000 rpm for 1 minute and then baked on a hot plate for 15 minutes at 1800 C. This
creates a thickness of ~ 100-150 nm. We typically expose the resist with a dose of ~350 μC/cm2
at 28 kV using the Nabity system and 660 μC/cm2 at 50 kV using the Leica system. After
exposure the sample is developed in 1 part Methyl isobutyl ketone (MIBK) and 3 parts IPA for
~75 seconds, rinsed in IPA for 5-10 seconds and blown dry. Metal deposition is done by
ebeam/thermal deposition of various metals depending on the device structures. We tyipilly
evaporate 2 nm Cr and 25-35 nm Pd. Lift-off is then done in warm acetone followed by a rinse in
IPA and DI water. If the metal does not come off easily, the sample can be sonicated for several
seconds to assist the lift off. Figure 3.4a shows an SEM image of an EBL pattern aligned to an
optical lithography pattern after metallization and lift-off. Figure 3.4b shows an expanded view
of the source and drain electrode pair that will be used for dielectrophoresis.
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Optical lithography
pattern/markers

EBL pattern

(b)

(a)

1 μm

50 μm

Figure 3.4 (a) Example of an EBL pattern aligned to the photolithography pattern and metalized.
(b) Zoomed in image of a source and drain electrode pair that will be later used for
dielectrophoresis of single SWNTs.

3.2.2.2 Double layer resist for EBL
The double layer resist procedure is similar: MAA (MicroChem, EL9) is spun at 4000
rpm for 1 minute and baked at 1800 C for 15 minutes, which gives a thickness of ~ 300 nm. Then
PMMA 950 K is spun at 4000 rpm for 1 minute and again baked on a hot plate for 15 minutes at
1800 C. The exposure and developer parameters are identical to the single layer resist.

3.2.2.3 Electrodes for dielectrophoresis and “wing removal”
In fabricating the source and drain electrodes for dielectrophoresis assembly of SWNTs
as shown in figure 3.4b I use a single layer PMMA resist to enhance the sharpness (resolution) of
the electrode tips. The sharper electrode tips allow for a higher probability of trapping individual
SWNTs which is discussed in more detail in chapter 4.2. The one draw back with using a single
layer resist is that it produces “wings” or rough edges due to the absence of the undercut which
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could effect the assembly and device characteristics. However the edges can be cleaned up by a
fairly simple procedure if it is followed carefully.
Figure 3.5a and 3.5b shows an atomic force microscopy (AFM) image and its height
profile of an electrode pattern after single layer EBL, metal deposition, and lift off. It can be seen
hear that the edges of the electrodes are not clean or smooth. The following steps should be
followed carefully to remove the rough edges. This procedure can only be done if there is a Cr or
Ti as sticking layer, otherwise all metal will be washed out.

1. Place sample in clean acetone.
2. Take a clean room foam swab and gently wipe the surface several times in all directions.
3. Sonicate for ~ 30 seconds.
4. Rinse thoroughly in acetone and then place in IPA. Never let any solvent dry on
substrate.

5. Take a new clean room swab and repeat step 2.
6. Repeat step 3.
7. Rinse using IPA and then thoroughly in DI H2O.
8. Blow off DI-H20 gently (do not dry the water on the substrate, the surface should be very
hydrophobic). “Push” the water off with the nitrogen gas.

Figure 3.5c and 3.5d shows an AFM image and the corresponding electrode profile after the
wing removal. It can be seen here that the edges are clean and smooth, which is important for the
DEP assembly.
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(a)

(c)

(b)

(d)

Figure 3.5 Removal of wings: (a) AFM image of an electrode pair after metal deposition and lift
off on single layer resist. (b) AFM hiehgt profile of the electrode shoing a large “wing” on the
edge. (c) AFM image of the same electode pair after wing removal and it’s corresponding (d)
height profile. After the wing removal procedure the edges are nice and smooth.

3.2.3 Fabrication of Al local gates

For the device structure shown in figure 3.1b we define a local aluminum gate electrode,
that will be later used for fabrication of low power operation FETs (chapter 4.3) and controlled
fabrication of SET devices (chapter 6). A number of details should be carefully followed when
fabricating the local gate devices. When patterning the source and drain electrodes we also
define markers in the same EBL run (using the Nabilty system) to later align the gate structures.
I have found that the double layer resist is the best for defining the Al gates for easy lift
off and to avoid “wings” which are described in the previous section. After defining the EBL

49

patterns, the samples are developed in 1:3 MIBK:IPA for 75 seconds and then loaded into the
evaporator for metal deposition.
When fabricating gates of a widths 100 nm or less a very thin (1 nm) Cr sticking layer
should be deposited before Al. Al will not stick to SiO2 without a sticking layer for very thin
lines. The deposition of Al is critical for this device design. Aluminum tends to be very grainy
when deposited by thermal or electron beam deposition while the sample is at room temperature.
A common technique to minimize the surface roughness is to cool the sample stage with liquid
nitrogen during the Al deposition, which is typically done for single molecule transistors [1-2].
Up until about a year or so ago when we obtained the evaporator with a LN2 reservoir at NSTC,
we had no choice but to do the deposition without cooling the stage using thermal or ebeam
evaporation.

(a)

(c)

(b)

Figure 3.6 (a) Al deposition done using thermal evaporation without cooling the stage. (b) Al
deposition using e-beam evaporation without cooling the stage. (c) Al deposition with cooling
the stage in NSTC. Scale bar ~ 1 μm in all images.

The thickness of the Al is chosen to be ~25-40 nm and becomes critical in some cases
which will be discussed in chapter 4.3. After lift-off, the sample is finally treated in oxygen
plasma for 10 minutes to ensure a good 2-3 nm thick aluminum oxide. Figure 3.6a, 3.6b, and
3.6c shows an AFM image of the Al gate deposited after lift-off without cooling the stage using
thermal, e-beam evaporation without cooling, and e-beam deposition while cooling the stage
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respectively. The worst case is evidently the thermal evaporation without cooling the stage. The
surface roughness is slightly better using the e-beam evaporator without cooling the stage, and
the Al is sustainably less grainy in the low temperature case using e-beam.

3.3 Fabrication of nanotube devices using DEP

In this section I will give a brief overview of some fabrication considerations for the DEP
assembly of SWNT devices and details of the experimental setup. In later chapters I will discuss
more about design and assembly for particular devices.
3.3.1 Choosing the right nanotube material

The first thing that should be carefully considered before fabricating SWNT devices
using DEP is the SWNT material. One very important factor in assembling SWNTs from
solution using DEP is having a high quality solution. The high quality solution needs to be free
of catalytic particles, contain mostly individual SWNTs, and be as stable (no aggregation) as
possible for months. Solutions that aggregate will lead to irreproducible results and the assembly
of bundles. I have experimented with SWNTs from various sources which are listed below with a
short discussion.
High-Pressure CO Conversion (HiPCO) SWNTs from Carbon Nanotechnologies Inc.
which was recently acquired by Unidym [3]. They sell the material in the raw soot form. There
processes directly stem off the work of the late Richard Smalley from Rice University. I found
these SWNTs were rather difficult to utilize with DEP. We tried to purify the raw material, buy
their highly purified material, and disperse it in a number of different solvents but did not have
much luck. I had the best luck by taking a very small pinch of the powder with a tweezer and
ultrasonically disperse it in dichloroethane (DCE). In this case the solution needs to be used very
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quickly after dispersion. The solution will only remain stable for a few minutes and then will
begin to aggregate. Another drawback is that the SWNTs were rather short (<1 μm) and during
the DEP process we routinely attract bundles and catalytic particles (chapter 4.2). Ultimately, we
discontinued this product and procedure and looked for a commercially available solution.
CVD grown SWNTs from cheaptubes.com, which is also sold as soot [4]. I first acquired
these SWNTs because I was interested in longer SWNTs for making the local gated devices
discussed below by random deposition techniques. These SWNTs tended to be pretty free of
amorphous carbon and particles and worked well for the SET fabrication as they were generally
3-5 μm in length. The diameter of these SWNTs was about 2 nm, which is slightly larger than
the HiPCO tubes. I basically ultrasonically suspended them in DCE for a few minutes and
quickly spin coated them. However, 10-20 minutes later it becomes unstable so it is not adequate
for DEP.
Brewer Science electronic grade SWNT solution [5]. These has proven to be the best
SWNTs for DEP in our lab. They are extremely clean, free of catalytic particles and amorphous
carbon, and the solution is stable for many months. Currently, I have been using the same
solution for more than a year in the container they supplied. They are also surfactant free and
surprising long (1-5 μm) for a stable solution. A few drawbacks are that some of the SWNTs
(maybe < 5%) are possibly double-walled and that the solution will not stay stable for more than
a week once transferred to a glass vial. However the solution has been stable for months in the
plastic container they supplied. The supplier currently does not understand the origin of this
behavior. Therefore, when I use it, I pour a very little amount into a glass vial and then dilute it
from there. I do not like to stick pipette tips or anything into the original mixture to avoid
contamination. This solution is used for many of the devices discussed in chapter 4, 5 and 6.
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Nanointegras solution [6]. This company is a spin off of Mark Hersam’s work at
Northwestern where they ultimately have made significant progress in the separation of metallic
and semiconducting SWNTs. These SWNTs are dispersed in surfactant and can be purchased as
semiconducting, metallic, or a mixture. I have tried assembly these SNWTs using DEP once or
twice and had some success. Currently, several of my colleagues are working on evaluation of
this solution.

Another consideration that should not be taken lightly is the processing the SWNTs go
though when purified. High quality SWNTs will yield high quality devices, which is discussed in
chapter 4 and 5. SWNTs that go though too harsh of chemical treatments are thought to destroy
the electrical properties. Although much progress has been made to minimize these effects, one
should consider obtaining as much information about the processing that the SWNTs go though
before being put on the shelf.

3.3.2 Dielectrophoresis experiential setup

The experimental setup for DEP is very simple. It consists of a function generator, an
oscilloscope, and a probe station. Figure 3.7 shows an image of the setup. After drop casting a
small drop of SWNT solution onto the chip we apply the AC voltage from 1 second to 3 minutes
on one of the electrodes and also read that voltage in channel 1 of the oscilloscope to calibrate
the signal. The adjacent electrode is connected to channel 2 of the oscilloscope to complete the
circuit. Channel 2 can also be connected to the back gate for a simultaneous DEP of SWNTs at
multiple pairs of electrode which is described in chapter 4.2.
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Oscilloscope
Function Generator

1 MHz

Output

SiO2
Si++

Ch1

Ch2

Switch

Figure 3.7 Schematic of the experimental setup for dielectrophoresis of SWNTs (not to scale). A
1 MHz signal is applied to the left electrode though a switch and also monitored in channel 1 of
an oscilloscope. The right electrode is also monitored by the oscilloscope at channel 2 during the
assembly. Channel 2 can monitor the Si++ back gate instead of the right electrode to do a
simultaneous deposition on many electrode pairs which is described in chapter 4.2.

Figure 3.8 shows SEM images of an individual SWNT between the source and drain electrode
pairs, an individual local gated SWNT device, and a array of SWNT between parallel plate
electrodes. More details of the optimization of the assembly procedure for each of these devices
will be discussed in chapter 4.
(b)

(a)
Source
1 μm

Drain
SWNT

LG

Source

(c)

SWNT

source

Drain

drain

1 μm

2 μm

Figure 3.8 (a) SEM image of an individual SWNT device fabricated by DEP. (b) Local gated
nanotube device assembled by DEP. (c) Large area array of SWNTs fabricated by DEP.

3.4 Fabrication of local gated device by random SWNT deposition

We have used random dispersion of SWNTs to fabricate prototype local gated devices
described in chapter 6 while we were optimizing the DEP technique. In this section I will give
details on how to fabricate devices in such a way.
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3.4.1 Defining and metalizing contact pads

In this step I define only contact pads with optical lithography on the 6 mm chip because
it allows for a substantial bit of room to design leads to later connect the SWNT without
crowding. Markers outside the pads are also defined with the contact pads for alignment using
EBL. Figure 3.9a shows an optical micrograph of the chip with only the contact pads. After
defining the Al gates (step 2) and dispersing the SWNTs (step 3), we use the Leica EBL system
to connect the SWNTs with source and drain. The Leica system allows for writing over large
areas because of its precise stitching. The same scheme could be done with the JC Nabity
system, however a smaller write field should be defined (< 2 mm) unless one has control over
stitching with the Nabity system.

(a)

(b)

(c)

Figure 3.9 (a) Optical micrograph of a chip with just contact pads for the fabrication of SET
devices using the find em and wire em technique. (b) Optical micrograph of a chip including the
local gate electrodes. (c) The device after the Pd leads are metalized and lifed off. Approximately
10-15 devices can be fabricated on 1 chip by this technique

3.4.2 Defining and metalizing Al gate arrays

After defining the contact pads and markers we then define long lines ~ 0.5 mm by
means of EBL for the Al gates at four quadrants of the chip - on the left, right, top, and bottom of
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the chip (figure 3.9b), along with reference markers to later identify the coordinates of the
SWNTs. See section 3.2.3 for a description of defining and metalizing the Al gates.
3.4.3 Depositing and locating the SWNTs

We have mainly used two types of SWNTs for this fabrication technique: (i) cheaptubes
(ii) Brewer Science SWNTs. The aim of depositing the SWNTs is to have the longest SWNTs
crossing over the Al gate for easy connection and high yield. For the cheaptubes I take about 2-3
small pinches using tweezers and deposit them into a glass vial, then add about 2 ml of DCE.
The concentration may seem intuitively high, but the goal is to be close to the percolation
threshold but not creating a conducting thin film. Low concentrations will lead to very low yields
and countless wasted hours at the AFM or SEM. When dispersing the cheaptubes-SWNTs it is
critical to only sonicate for ~ 1 minute. Longer sonication can lead to many short SWNTs and
which will not pass over the gate electrode. After dispersion, the SWNTs are then spun on the
substrate containing the array of Al gates. I use a program that has three steps: (1) 200 rpm for 5
seconds, (2) 500 rpm for 15 seconds, and (3) 1000 rpm for 30 seconds. Another trick is to place
the chip of interest off the center of the spin coater. Because the longer SWNTs are heavier they
will tend to deposit over a larger radius whereas shorter SWNTs will land in the middle.
It is also possible to mirror this technique using the Brewer Science SWNTs since they
are already nicely dispersed. However, the hydrophobic surface of the SiO2 sometimes leads to
no nanotube disposition. One possible trick is after depositing the solution onto the substrate, I
have tried waiting ~5-10 minutes before spinning which may allow the SWNTs to be deposited
by gravitational and binding forces to the substrates. This has worked in some cases, but did not
seem to be reproducible. One may have to functionalize the surface to create a hydrophilic
surface to make this technique more effective.
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We typically locate the nanotubes that pass over the Al/Al2O3 gate and record their
coordinates with respect to the reference markers using AFM. Until recent acquisition of the
Zeiss Ultra 55 SEM this step turned out to be very time consuming step. The SEM allows for
quicker imaging of the SWNTs to determine their locations. Figure 3.10a shows a representative
large area AFM and SEM image of the Al array after nanotube deposition. The arrow in the
figure show where the nanotubes are located.
(a)

(b)
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Figure 3.10 (a) SEM image of the device after SWNT dispersion showing the local gate, marker,
and individual SWNT across the local gate. (b) SEM image of a device contacted between source
and drain electrodes after the final lithography step.

After location of “good” nanotubes (i.e. SWNTs that are strait and passing over the Al
gate at least 0.5 μm on each side), another step of EBL is then implemented to define source (S)
and drain (D) top contacts, followed by 25 nm of Pd deposition and lift-off. Pd was used to make
good contact with SWNT. Figure 3.10b shows SEM images of a few devices after the final step
of lithography.
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3.5 Measurement setups

Figure 3.11 shows the 3 terminal (source, drain, and gate) DC measurement setup of a
SWNT device at room temperature. We use a high resolution DAC card combined with a BNC2090 from National Instruments and a DL instruments 1211 current preamplifier where
everything is interfaced with LabView. The BNC-2090 has 2 analog outputs (AOs) and 9 analog
inputs (AIs), however we use just one AI (channel 0) in differential mode. The source-drain
voltage is supplied though the AO channel 0 and the gate voltage is supplied though the AO
channel 1 (  10 V maximum). To obtain higher gate voltages that are usually needed for SWNT
thin film devices (Chapter 4.4), AO channel 1 may be replaced with a Keithly 2400 source-meter
(  220 V maximum). I typically insert a protector resistor (1 MΩ) in series with the gate voltage,
to avoid sudden large voltages to the device.

DAC AI
DAC A0 (ch0)
Computer

DL Instruments
1211
Current Preamp

Drain

Source

SiO2

Si++

Gate

DAC A0 (ch1)

Figure 3.11 Three terminal measurement step-up for standard characterization of SWNT devices.

At low temperature I found that the lowest noise DC measurement setup is as shown in
figure 3.12. Usually, some devices are intrinsically noisier than others. Here I use the AO
channel 0 followed by two filters; one homemade low pass filter with cutoff frequency of 10 Hz
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and a low pass Pi filter from Mini Circuits BLP-1.9+. After the filtering, the signal passes though
a 1:100 divider to improve voltage resolution. The same scenario is used for the gate voltage,
however we use the Keithley 2400 source-meter and a 1/10 divider. We do not use AO channel 1
in this case because I found that the 2400 was less noisy and can be used to apply voltage above
10 V but still keep high resolution. Also, for low noise measurements I found that disconnecting
the temperature controller is beneficial during long stability plot scans. If there is a third power
supply needed in the case of dual-gated devices (Chapter 6.5) the AO channel 1 can be used in
this case.

Homemade
Low pass filter
(10 Hz)

Pi-filter
(mini-circuits
BLP-1.9)

Divider
(1/100)

DAC A0
DAC AI
Computer

DL Instruments
1211
Current Preamp

Drain
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SiO2

Si++

Gate

GPIB

Keithley 2400
Homemade
Low pass filter
(10 Hz)

Pi-filter
(mini-circuits
BLP-1.9)

Divider
(1/10)

Figure 3.12 Suggested DC measurement setup for SWNT devices at low temperature.
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CHAPTER 4: HIGH QUALITY SOLUTION PROCESSED CARBON
NANOTUBE DEVICES: FROM INDIVIDUAL NANOTUBE DEVICES
TO LARGE SCALE ARRAYS *
4.1

Introduction

The exceptional electronic properties of single-walled carbon nanotubes (SWNTs) make
them promising building blocks for future nanoelectronic devices [1]. For the fabrication of high
quality devices, clean and defect free SWNTs are desired. High temperature growth of SWNTs
directly on the substrate via chemical vapor deposition (CVD) has been the most widely used
technique to achieve high quality SWNT devices. Assembly of SWNT devices by CVD are
typically done by randomly dispersed catalyst or patterning catalytic islands for which the later
allows for parallel assembly of SWNT devices at selected position of the circuit (direct growth
method) [2]. Following growth at ~ 900 C, electrical contact to the SWNT are made without
further possessing.
Individual SWNT devices from direct growth methods have shown excellent field effect
transistor (FET) properties with typical mobility values ranging from 1,000 to 10,000 cm2/Vs
depending upon the diameter [3], conductance approaching the ballistic limit (G=4e2/h~155 μS,
or R~6.5 kΩ) [4,5], and subthreshold voltages approaching their theoretical minimum (60
mV/dec) [6]. In addition to individual nanotube devices, large scale parallel arrays fabricated
from direct growth methods have shown potential for applications in radio frequency (RF) and
digital electronics due to high performance device characteristics [7, 8]. Although high quality
devices from individual SWNTs and large scale arrays have been demonstrated using direct
growth CVD methods, high growth temperatures (9000 C) are a major bottleneck to make them
*

The work presented in this chapter is an extension of (i) P. Stokes et al, Appl. Phys. Lett. 96, 083110 (2010); (ii) P.
Stokes et al, Nanotechnology 19, 175202 (2008); and P. Stokes et al, Appl. Phys. Lett. 94, 113104 (2009).
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compatible with current Complementary metal–oxide–semiconductor (CMOS) fabrication
technologies.
Post synthesis fabrication techniques from solution processed SWNTs offers an attractive
alternative to high temperature growth for the parallel assembly of electronic devices due to the
ease of processing at room temperature as well as compatibility with CMOS technology and
various substrates including plastics [9]. It is however, generally believed that solution
processing techniques such as purification with acids and intense ultrasonication to create stable
suspension can introduce defects and degrade the intrinsic electrical properties of SWNTs which
in turn could limit their application in nanoelectronic devices. As a result there has been
tremendous effort and continuous progress in producing high quality SWNT stable solutions and
effort to minimize degradation [10-12]. This has led to the sorting of metallic and
semiconducting SWNTs [13], and the commercialization of electronic grade SWNT solutions
[14].
Despite these efforts, the reported device characteristics of solution processed SWNTs
are still far from their performance limit. Previous studies of individual SWNT devices
Vijayaraghavan et al. found an average on-state conductance (Gon~0.2 μS) for individual
semiconducting SWNTs and Burg et al. reported average on-off ratios of 80, but did not report
mobility values [15-16]. Kim et al has found a mobility of 19.4 cm2/Vs on average for individual
semiconducting SWNTs by density gradient techniques [17]. Wang et al. used dip-pen
lithography to fabricate individual SWNT devices from solution and found a mobility of 67
cm2/Vs [18]. And, Dong et al found subthreshold slopes of 1200 mV/decade for back gate
individual nanotubes assembled by DEP [19]. In addition to individual SWNT devices there have
been a number of large area electronic devices fabricated from solution processed SWNTs, using
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assembly techniques such as chemical and biological patterning [20, 21], Langmuir-Blodgett
assembly [22], bubble blown films [23], contact printing [24], ink-jet printing [25], spin coating
assisted alignment [26], and evaporation driven self assembly [27]. All of these techniques create
SWNT networks where charge transport needs to occur through a large number of overlapping
inter-nanotube contacts, and hence, barley reach mobilities higher than 1 cm2/Vs. In comparison
to devices fabricated by direct growth methods using CVD, both the individual and large area
reported device properties of solution processed SWNTs are much inferior and calls for much
further improvement.
In this chapter, we report on considerably improved device quality of solution processed
SWNT FETs for both individual nanotubes and large area devices. We will first discuss the
optimization of the DEP technique for the assembly of individual nanotubes between 1 μm
spaced Pd source and drain electrodes. We will show that the semiconducting SWNT devices
show on-state conductance values up to 6 μS and field effect mobilities as high as 1380 cm2/Vs.
The maximum mobility value approaches the theoretical performance limit for clean SWNTs and
both the on-state conductance and mobility are more than an order of magnitude improvement
from previous solution processed SWNT devices. Raman spectroscopy done on individual
SWNT devices show the absence of defect related D-band. The electrical properties in
combination with Raman spectroscopy are indication of high quality SWNT devices. For the
individual semiconducting SWNT devices we further show a simple and scalable technique for
the fabrication of low power operating local gated FETs that show subthreshold swings as low as
170 mV/dec. And finally, we demonstrate high quality solution processable large area field
effect transistors (FETs) from aligned arrays of carbon nanotubes (SWNTs). After removing the
metallic nanotubes using electrical breakdown, the devices displayed p-type behavior with on-off
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ratios up to ~ 2 104. The measured field effect mobilities are as high as 123 cm2/Vs, which is
three orders of magnitude higher than typical solution processed organic FET devices.

4.2 High quality individual nanotube devices

In this section we discuss the optimization of the DEP technique for the assembly of
individual SWNTs between source and drain electrodes and their electronic transport properties
at room temperature.
4.2.1 Sample preparation and optimization using DEP

4.2.1.1 Electrode fabrication and design
Large electrode patterns are fabricated using optical lithography on heavily doped
Si/SiO2 substrates as discussed in chapter 3.2. The smaller source and drain electrode patterns
with 1 μm spacing were defined with electron beam lithography (EBL) on single layer PMMA
and electron beam deposition of 2 nm Cr for a sticking layer and 25 nm thick Pd followed by liftoff. Pd is used because it is known to make the best contact to SWNTs [5]. I use a single layer
resist to enhance the sharpness of the electrode tips and then clean up the edges (Chapter 3.2.2)
using a clean room swab. Figure 4.1b shows a SEM image of electrode pair after fabrication. The
distance between the electrode pair is chosen to be 1 μm which is the approximate length of the
SWNTs on average. Figure 4.1c and 4.1d shows a simulation of the magnitude of the electric
field and electric field vector respectively using a commercially PDE solver called “Flex PDE”.
It can be seen here that the strongest electric field gradient is at the sharp tips of the electrodes
and the maximum vector lines are from tip to tip.
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Figure 4.1 (a) Schematic diagram of the electrode design in 3D. (b) SEM image of the electrode
pair after fabrication. The distance between the electrodes is 1 um. (c) Simulation of the electric
field magnitude around the electrode pair. The maximum electric field is at the tips and dies
rapidly in that regime. (d) Electric field vector map in the electrode pair vicinity showing that the
maximum field is from tip to tip.

4.2.1.2 Solution Preparation
We compared the effect of three different SWNT solutions on the DEP assembly: (i) A
homemade Dimethylformamide (DFM) solution, (ii) homemade Dichloroethane (DCE) solution,
and (iii) already suspended, surfactant free aqueous SWNT solution purchased from Brewer
Science Inc [15].
The DMF-SWNT suspension is made by ultrasonically dispersing HiPCO grown SWNTs
(Carbon Nanotechnologies Inc.) in ~ 5 mL DMF and 1 mL trifluoroacetic acid (TFA) [28]. TFA
is used to dissolve any unwanted catalytic particles and amorphous carbon from the bulk
material. After dissolving the SWNTs in DMF/TMA, the solution is centrifuged, the supernatant
was decanted and the solid is then redispersed for further dispersion/centrifugation/decantation
cycles. This technique allows for the further removal of unwanted heavy particles and bundles.
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The final mixture is diluted until it becomes clear and then sonicated for several minutes before
assembly.
The DCE mixture is made by simply adding a very small pinch of the HiPCO SWNT
soot to ~ 4 mL of DCE and then sonicating for ~ 5-10 minutes before the assembly. The Brewer
Science solution is simply diluted in filtered DI water from its original concentration (50 μg/ml)
to ~ 10 ng/ml.

4.2.1.3 Dielectrophoretic assembly
In the DEP process, a number of parameters can be varied depending on the ultimate goal
of the experiment:
(1) The concentration of SWNTs in the solution.
(2) Amplitude of applied AC voltage.
(3) Frequency of the applied AC voltage.
(4) Time of the applied AC voltage.
(5) Geometry of electrode pattern.
Some of these parameters will have stronger effects than others. For instance, a very high
concentration of SWNT in a solution will not allow for assembly of individual SWNTs because
many nanotubes will be trapped in the electrode pair simultaneously. Additionally, if the solution
does not consist of mostly individual SWNTs, one will not be able to trap individual SWNTs
with high yield. Even a small percentage of bundles will have strong effects as the DEP process
tends to select objects with higher dielectric constant and conductivity such as a bundle over an
individual SWNT.
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The experimental setup for DEP is discussed in chapter 3.3.2. For all solutions we fix the
AC voltage to 5 Vp-p and use a frequency of 1 MHz, consistent with previous studies [15,16].
The time of applied AC field is limited in certain cases by the solution. For DMF and DCE, it is
not possible to use long trapping times without continuously adding more solution because they
both have low boiling points which make them evaporate very quickly in air. Therefore we use a
trapping time of a few seconds for all solutions for comparison.
(b) DFM
5Vp-p
1MHz

Source
(a) electrodes

Drain
electrodes
SiO2

Bundle
Catalyst
(c) DCE

Catalyst

(d) Brewer Science

Si++
Individual CNT

Figure 4.2 (a) Schematic diagram of the electrode pairs for the assembly setup. An AC voltage is
applied between the source electrode while the drain electrode is monitored by the oscilloscope.
(b) Representative AFM images of SWNTs assembled by DEP from DMF solutions. Arrows
indicate catalyst and bundles within the electrode gap. (c) Representative AFM images of
SWNTs assembled from DCE where catalyst particles can also be seen here. (d) AFM image
after the assembly using the Brewer Science solution. The height of the SWNT along the entire
electrode gap is ~2.5 nm. Distance between all electrode gaps is 1 μm.
After preparation of the solutions a small drop is cast onto the chip. The AC voltage is
applied to one electrode while the other is monitored by the oscilloscope as shown in figure 4.2a.
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In 1 to 2 seconds a “jump” (sudden change) in the output signal can be observed, indicating that
something is trapped between the electrodes. After I observe this “jump” I turn off the AC
voltage and move to the next pair. I speculate that this jump is a sudden change in impedance of
the electrode gap due to the presence of the nanotube.
Figure 4.2b shows a representative AFM image after the assembly for the DMF solution.
As can be clearly seen here the resulting SWNT deposition contains a bundle and catalytic
particles as shown by the arrows. At certain distances along the SWNT, the diameter is as large
as 30-40 nm. Figure 4.2c shows representative AFM image of a device after assembling the
SWNTs using DCE. The resulting device also contains catalytic particles near the electrode tip
on the right and shows diameters up to 10 nm along the SWNT. Figure 4.2d shows an AFM
image of a device after assembly by using the Brewer Science SWNT solution. It is clear from
the AFM image that the SWNT is individual and does not contain any catalytic particles. The
diameter is measured to be ~ 2 nm, indicating a SWNT. The commercial solution turned out to
be stable for months, therefore increasing the reproducibility of the experiment from day to day.
For the DCE solution we were able to assemble ~10 individual SWNT devices out of ~80 tries,
however all of them contained catalytic particles (with diameter >10nm) attached to the tubes.
Another problem that arises when using DCE is that it evaporates in air very quickly, it is highly
toxic, volatile and did not remain stable for more than a few hours. Long term stability is critical
to reproduce the experiment from day to day. In the DMF case, the solutions also only remained
stable for a short period of time and the results often came with larger diameter bundles >15nm
out of ~50 tries. Because of the instability and lack of reproducibility from the homemade
solutions we discontinued the use of them and continued to optimize using the commercially
available Brewer Science solution.
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4.2.1.4 Simultaneous deposition
The simultaneous deposition technique is similar to the above technique; however all of
the source electrodes are connected together. In this case we apply the field between the source
electrode and back gate. This allows each drain electrode to become capacitively coupled to the
gate electrode and obtain a similar potential as the gate, creating the necessary potential
difference between each source and drain electrode to align the SWNTs simultaneously between
each pair [16].
We use the commercially available Brewer Science solution that has an original
concentration of ~ 50 g/ml in DI water. We held all of our previous parameters fixed and
examined three different concentrations of the commercial SWNT solution for the assembly
which we call high, medium, and low with concentrations of 1000, 100, and 10 ng/ml
respectively diluted in filtered DI water.
Immediately after dilution of the solution, a small drop (1-2 ul) is cast onto the middle of
the chip. Because the surface is typically hydrophobic the drop sits well on the chip without
evaporating for long periods of time. We apply an AC voltage of 5 Vp-p at 1 MHz to the
common source electrode for 3 minutes keeping the drain electrodes floating as shown in figure
4.3a. We connect channel 1 of the oscilloscope in parallel to the AC voltage for calibration and
channel 2 is connected to the back gate to monitor the output voltage. For this case I do not see
any change in the output voltage for the entire time, most likely because the impendence of the
oxide is much less than the impedance of the nanotube device. I typically observe a constant AC

69

voltage of ~1-2 V on channel 2 throughout the entire procedure. Subsequently, the drop of
solution was then blown off the chip with nitrogen gas.
Figure 4.3b shows an atomic force microscopy (AFM) image of a device after the
assembly for the “high” SWNT concentration. Dilution of the solution by 10 more times to
“medium” concentration yield less SWNTs in the gap as shown in figure 4.3c. It can be seen
here in both cases that the SWNTs mimic the electric field lines around the electrode gap as
simulated in figure 4.1d. The yield for the high and medium concentration is >95%. By diluting
the solution 10 more times to obtain a “low” concentration we obtain an individual SWNT in the
gap as shown in figure 4.3d.
(b)
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Figure 4.3 Schematic of the electrode array, DEP assembly setup and effect of solution
concentration: An AC voltage of 5 Vp-p, 1 MHz, is applied between the common source
electrode (SE) and gate electrode for 3 minutes. All drain electrodes (DEs) remain floating
during assembly (d) Resulting AFM image of SWNTs assembled between the electrodes with a
concentration of 1000 ng/ml “high concentration” (e) 100 ng/ml “medium concentration”, and (f)
10 ng/ml “low concentration.” Scale bar =1 μm in all images.
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The total yield of individual SWNTs is ~20% on average and as high as 35% for a single
chip, which is consistent with other similar DEP studies [15,19]. Figure 4.4 shows a number of
SEM images of individual nanotubes assembled by this technique. It can be seen here that the
devices are free of bundles and catalytic particles which stems from the quality of the
commercial solution.

Figure 4.4 Multiple scanning electron micrographs (SEM) of individual SWNT deposition by
dielectrophoresis (DEP) at a concentration of ~10 ng/ml. Distance between adjacent electrodes is
1 μm for all images.

Figure 4.5a shows an additional Atomic Force Microcopy (AFM) image of a device.
Figure 4.5b shows the corresponding height profile for which we measure a diameter (d) of ~ 1.7
nm. Figure 4.5c shows a histogram of diameter measurements for ~100 individual SWNTs.
Approximately 10% of the diameters are greater than 3.5 nm which is indication of the possible
presence of some double-walled nanotubes (DWNTs) or large diameter single-walled nanotubes
(SWNTs) [30]. Excluding these outliers we find that the average diameter of 1.5  0.2 nm. After
assembly, the devices were then annealed in a tube furnace using ultra high purity Ar/H2 (1:10

71

ratio/Ar:H2) at 200 C for 1 hour to reduce the contract resistance. During cool down the gas is
left flowing until the sample reaches room temperature.
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Figure 4.5 (a) Additional AFM image of an individual SWNT. Scale bar: 500 nm. (b) Height
profile of the SWNT in showing a diameter of ~ 1.7 nm. (c) Histogram of diameters for over
100 measured devices.

4.2.2 Room temperature transport properties

Electrical measurements were performed using the setup described in chapter 3.5. Figure
4.6a shows a cartoon of the measurement setup where we use the highly doped Si as a back gate.
We measured a total of 120 individual SWNT devices. Figure 4.6b shows the drain current (ID)
as a function of back gate voltage (VBG) of representative metallic and semiconducting devices
for a fixed source drain voltage (VDS) of 20 mV. The metallic nanotubes (m-SWNTs) show weak
modulation in ID as a function of VBG, whereas semiconducting nanotubes (s-SWNTs) show
several orders of magnitude change in ID as a function of VBG. Approximately 70% of the devices
show metallic or semi-metallic behavior with current on-off ratio (Ion/Ioff) less than 10 and 30%
of the devices show semiconducting behavior with on-off ratios >10. See chapter 2.4.4 regarding
the theoretical background of the DEP assembly of metallic and semiconducting SWNTs.
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Figure 4.6 (a) Schematic diagram of device geometry and measurement setup showing a SWNT
between source and drain. (b) Current versus gate voltage characteristics for semiconducting and
metallic devices.

4.2.2.1 Semiconducting nanotube devices
We first present FET device properties of the semiconducting SWNTs. Figure 4.7a shows
transfer characteristics, ID-VG, for a representative FET device at VDS = -0.1, -0.5, -1.0 and -2.0 V
(d~1.7 nm) showing p-type transport characteristics. The drain current changes by several orders
of magnitude with gate voltage and maintains approximately the same on-off ratio (Ion/Ioff) for
each VDS. For example, at VDS = -1.0 V, the on-off ratio is ~ 3.6  104 (Ioff ~ -70 pA and Ion~-2.5
μA). The linear conductance in the on-state (Gon=Ion/VDS) is ~ 2.5 μS at VDS = -1.0 V. In figure
4.7b we plot IDS versus VDS up to the saturation regime at different gate voltages (from -10 to 10
V, bottom to top). Output currents are as high as 7 μA, comparable to Pd contacted CVD
SWNTs of similar diameter, directly grown on the substrate [30].
We note that the ID-VDS characteristics show slightly non-linear behavior at low VDS,
which is an indication of a small Schottky barrier [5]. The field effect mobility was calculated
from the linear regime in figure 4.7a from  
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dI D
L2
, where the gate capacitance is
C G  VDS dVG

CG 

2L
, L is the length of the channel, ε=3.9ε0 is the dielectric constant for SiO2, h is the
ln(2h / r )

thickness of the oxide, and r is the radius of the SWNT [31], and dID/dVG=gm is the
transconductance. We find gm ~ 0.06, 0.30, 0.57 and 1.15 μS at VDS = -0.1, -0.5, -1.0, and -2.0 V
respectively. Setting r = 0.85 nm gives a mobility of μ~157, 172, 163, and 164 cm2/Vs
respectively indicating the mobility values are relatively constant at each value of VDS.
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Figure 4.7 (a-b) ID-VG characteristics for two other devices at VDS=-0.1, -0.5, -1.0 bottom to top).
(c-d) Calculated mobility values at each source-drain voltage for the corresponding device shown
to the left. (e-f) Final output characteristics for each device. VG is varied from -10 V to +10 V
from bottom to respectively.

Figure 4.8a-b shows ID-VG at VDS of -0.1, -0.5, -1.0 V (bottom to top) for two other
devices. Figure 4.8c-d shows the calculated mobility values for each device as a function of VDS.
At all values of VDS (-0.1, -0.5, -1.0) for each device the mobility varies by 10% at most from
their mean values, which is within the experimental error. Figure 4.8e-f show the output
characteristic of the devices up to the saturation regime.
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Figure 4.8 (a-b) ID-VG characteristics for two other devices at VDS=-0.1, -0.5, -1.0 bottom to top).
(c-d) Calculated mobility values at each source-drain voltage for the corresponding device shown
to the left. (e-f) Final output characteristics for each device. VG is varied from -10 V to +10 V
from bottom to respectively.
Figure 4.9a shows a scatter plot of the mobility versus the on-state conductance for all 35
devices that we measured for this study taken at VDS = -0.1V. We obtain a median on-state
conductance and mobility of ~ 2.2 μS and ~ 200 cm2/Vs respectively. These parameters are a
large improvement from previous studies. This is more clearly seen in Table 4.1 where we list
several recent reported values for on-state conductance and mobility for solution processed
devices, and one direct growth CVD devices. Note that all quoted solution processed devices are
from stable SWNT suspensions. It can be clearly seen that the median on-state conductance is an
order of magnitude higher than previous median values reported by Vijayaraghavan et al. (ref
15). Our average mobility values are also an order of magnitude higher than previous studies by
Kim et al. (ref 18) and ~ 3 times higher than previous report of Wang et al. (ref 19).
In figure 4.9b we show a plot of ID versus VG at VDS=-0.1 V for our highest mobility
SWNT-FET device (d~1.3 nm). The on-state conductance for this device is~ 6 μS. Figure 4.9b’s
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inset shows a plot of the calculated mobility versus gate voltage with r ~ 0.65 nm and gm ~ 0.45
μS. We find that the peak mobility for this device is ~1380 cm2/Vs. Comparing with the
theoretical

limit

at

room

temperature

for

clean

SWNTs

[4,32],

 peak ~ 1000cm 2 / Vs  (d (nm)) 2 , where d is the diameter of the tube, we find μpeak~1700 cm2/Vs,
which is reasonably close to the experimental value indicating that this device is being pushed
close to it’s performance limit. This device shows significantly better properties than the best
reported samples from Table 4.1. Our highest value of Gon is six times higher than the highest
value found in ref 15. The maximum mobility is ~20 times higher than the highest previous
reported values and close to what is expected in high quality direct growth CVD devices of
similar diameter.

 (cm /Vs)

1000

(a)

2

100
10

data
median

1
0.01

0.1

-6
-7

-ID (A)

2

10

-8

10

1000
500

-9

10

-10

0
-10

-5
VG(V)

VDS = -0.1V

-10

Intensity (a.u.)

10

10

1500

(b)

 (cm /Vs)

10

1
Gon (S)

(c)

1200

-5

VG(V)

No D band

1300

0

0

5

G band

1400
1500
-1
Raman Shift (cm )

1600

1700

Figure 4.9 (a) Scatter plot of mobility versus on-conductance for 35 FET devices. The median
values of mobility and on-conductance are ~ 200 cm2/Vs and 2.2 μS respectively. (b) ID vs. VG at
VDS = -0.1V for our highest performance FET device (d~1.3 nm). Inset: Mobility versus gate
voltage showing a peak mobility value of ~1380 cm2/Vs. (c) Representative Raman spectroscopy
of an individual SWNT device.
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We speculate that the improved device performance stems from the nonexistence of
residual surfactant and the cleanliness of the as-assembled devices with the absence of bundles.
We verified the cleanliness of the SWNT devices by Raman spectroscopy. We used a Renishaw
inVia microraman spectrometer with 514 nm excitation, ~1 μm spot size and ~1 mW power.
Figure 4.9c shows representative Raman spectra near the G-band mode which is clearly observed
at ~ 1570 cm-1. Note the absence of the defect induced D-band typically observed at ~ 1350 cm-1.
The missing D-band observation indicates low density of defect sites [32, 33] and is consistent
with high quality devices reported here.
Table 4.1 Comparison of some recent SWNT solution processed device parameters, this work,
and one CVD SWNT made by direct growth methods.
Fabrication
method

on-state
conductance (μS)

Mobility
(cm2/Vs)

ref

Median: 200
Max: 1380

This worka

DEP

Median: 2.2
Max: 6.0

DEP

Median: 0.2
Max: 1.0

Drop cast

N/R

Drop cast/
Dip pen

N/R

67b

18

1.5c

~2500c

3

CVD

N/R
Median: 19.4
Max: 60

15a
17

a1 μm long devices
bNot indicated weather
c1.5

this is maximum or a typical value.
nm diameter SWNT (10 μm long)

4.2.2.2 Metallic nanotube devices
Figure 4.10a is a histogram of the contact resistance for the metallic SWNT devices
before annealing (blue bars) and after annealing (red). From here it can be seen that the contact
resistance is reduced 2-3 orders of magnitude on average by annealing. The average contact
resistance before and after annealing is 100 MΩ and 1 MΩ respectively. To characterize the
quality of the metallic SWNTs and their contact we measured the ID-VDS characteristics at high
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bias after annealing. Figure 4.10b shows a plot of ID versus VDS up to 3 V for this device that
gives a saturation current of ~15 uA at high bias, which is similar to a 1 μm long individual
metallic SWNT with ohmic contacts grown by the CVD method [34]. We further analyze the
quality of the metallic devices from low temperature transport measurements in chapter 5.
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Figure 4.10 (a) Histogram of the contact resistance for metallic devices as assembled (blue),
metallic devices after annealing (red). (b) High bias I-VDS characteristic for a low contact
resistance device showing saturation current of ~15 μA.
4.3 Local gated devices

In addition to improving the mobility and on-state conductance of the semiconducting
SWNT devices assembled by DEP, it is important to improve the subthreshold swing,

S  dVG / d (log(I )) and threshold voltage. The subthreshold swing (in units of mV/decade)
basically determines the amount of voltage needed to change the current by an order of
magnitude and the threshold voltage is defined by the amount of gate voltage needed to turn the
semiconducting device on. Small values of the subthreshold swing and low threshold voltage are
preferred in FETs for low power consumption and high speed operation [6]. The minimum (best)
value of subthreshold swing in SWNT-FETs has shown to be 60 mV/dec [6]. Many of the back
gated devices shown in the previous section have subthreshold swings of ~1000-2000 mV/dec,
which are too large for logic operation and far from their maximum capability. In back gated
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SWNT device, this has been mainly attributed to the switching at the contacts due to Schottky
barrier transistor behavior [35].
4.3.1 Design criteria

Figure 4.11 shows a schematic our device design to reduce subthreshold swing and
threshold voltage. We introduce a local aluminum gate directly in middle of the source and drain
electrode pair of ~ 100 nm in width before the DEP assembly. The thin native aluminum oxide
acts as gate dielectric. This device design allows us to avoid Schottky barrier control by the gate
voltage. Because the local gate is far away from the contacts, its electric field can not affect the
contact between the nanotube electrodes [37]. Thus, the switching will be due to the local gate
controlling the channel and not depend on whether the contact consists of a Schottky barrier.

SWNT
Pd

Al

Pd

Al203

SiO2

Si ++

Figure 4.11 Schematic diagram of a local back gated nanotube device, compatible with our DEP
assembly technique. The device should display low power operation by avoiding Schottky
barrier control which reduces subthreshold slope and threshold voltage.

4.3.2 Sample preparation

We have compared the assembly of the local gated device using DEP from SWNTs
dispersed in DCE and the Brewer Science solution and have made significant improvements to
the device fabrication in the past several years. Therefore I will discuss some older devices that
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were fabricated using this design from DCE and newer devices that we fabricated from the
Brewer Science solution with gate widths less than 100 nm.
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Drop of
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Figure 4.12 Fabrication of local gated SWNT-FET device. (a) Source (S) - drain (D) electrodes
of 1 μm separation are patterned on heavily doped Si/SiO2 substrates (250 nm thick oxide layer).
(b) Local Al gate electrodes are patterned using EBL and a 2-3 nm thick Al2O3 is created by
oxygen plasma treatment. (c) DEP assembly of SWNT. An AC voltage of 8Vp-p is applied for 1-2
seconds to the source electrode with a function generator (d) Resulting AFM image of a device
showing nanotubes are assembled at the tips.

The electrode patterns are fabricated by a combination of electron beam and optical
lithography. Figure 4.12 shows a brief process flow of the fabrication procedure. First, the source
and drain electrodes are fabricated using the same design mentioned in the previous section.
Secondly, we pattern 100 nm wide lines directly in the middle of the source and drain electrodes,
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followed by thermal or ebeam deposition of 30 nm of Al deposition. See chapter 3.2.3 for
important details and considerations when doing the Al deposition. After Al deposition the
sample is treated in oxygen plasma for 10 minutes to ensure a good 2-3 nm thick aluminum
oxide (Al2O3) layer. The DEP assembly is carried out in a probe station under ambient
conditions.
A very small amount (~0.3 μg) of highly purified HiPco grown SWNTs (purchased as
nanotube soot from Carbon Nanotechnologies Inc.) was ultrasonically dispersed in 5 ml of 1,2dichloroethane for approximately 30 minutes. Immediately after the dispersion is complete, a
small drop (~8ul) was cast onto a chip with 12 pairs of source-drain electrodes, each containing a
100 nm wide Al gate. An AC voltage of approximately 8 VP-P at 1 MHz is applied with a
function generator for 1-2 seconds to the electrode pair and then moved to the next pair in a
probe station. After the trapping process is complete, the chip is rinsed with IPA and blow dried
with nitrogen gas to remove any unwanted nanotubes or impurities in the suspension.

4.3.2.1 Metal Thickness Considerations
The thickness of the source, drain and gate metals should be carefully considered for this
device structure. The thickness of the Pd should be approximately twice than that of the Al.
Otherwise the Al will “short” the electric field lines and then the SWNTs will be connected to
the Al gate and not over the Al gate. We have modeled this situation using a finite element
modeler (Flex PDE). Figure 4.13a shows a cross sectional view of the electric field simulation
without the local gate in the middle, indicating that the filed lines are fairly uniform. Figure
4.13b shows the simulation, where the Pd contacts are about 2 times higher than the Al gate. In
this case the field looks closely similar to the field without any gate. Figure 4.13c shows the
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simulation where the gate electrode is twice as high as the Pd electrode. In this case, the field is
altered near the Al gate and is strongest from the source to gate electrode.

(a)

Pd
SiO2
Si

(b)

Al2O3

E field
Max

(c)

Min

Figure 4.13 (a) Simulated electric field with no local gate between the source and drain
electrodes. (b) Simulated electric field where the Pd electrodes are twice as high as the gate
electrode. (c) Simulated electric field where the Al gate electrode is twice as high as the Pd
electrode.

82

4.3.3 Local gate nanotube FETs with ultra low power operation

After the DEP assembly, electronic transport measurements were carried out in a probe
station under ambient environment. Out of 115 devices that we have tested, we find that in ~35%
cases the electrodes were bridged with either an individual SWNT or a small diameter SWNT
bundle determined by AFM measurements. The rest of the samples either have multiple
connections or no connection at all. Here we focus on devices containing individual nanotubes or
small bundles. The two terminal resistance of our samples is usually in the range of 1-10 MΩ.
Our value of contact resistance is consistent with other DEP assembled devices [15-16, 19],
however, higher than that of top contact CVD grown devices (~ 100 kΩ), where the nanotube is
first grown by CVD on a substrate, made contact to, and then annealed. The contact resistance
depends on several factors such as work function of the metal being used, diameter of the
nanotubes, surface properties, contact area and device geometry. From our observation of many
AFM images, the DEP assembled devices seem to be end-contacted (the nanotube’s end is
connected to the electrode’s end). Therefore the contact area is very small. In addition, we used
gold as a metal electrode which gives a larger Schottky barrier at metal – SWNT interface. These
may be a few reasons for large contact resistance in our DEP assembled devices.
Figure 4.14a presents characteristics of one of our local-gated device where we also
present back-gated data of the same device for comparison. It can be clearly seen that the
threshold voltage for back gate is 10 V while for local gate it is only 1 V, indicating an extremely
better gate coupling for local gate. Additionally, the back gate has a broad maximum
subthreshold swing of ~ 2230 mV/dec, whereas the local gate has a value of ~ 170 mV/dec,
demonstrating much faster switching behavior by the local gate. Figure 4.14a’s inset displays an
expanded view of the local gate dependence, clearly showing up to ~ 4 orders of magnitude
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change in IDS for a small gate voltage range. The leakage current measured for our device is
negligible (<1 pA for a voltage of -2V to +2V applied to the local gate).
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Figure 4.14 (a) Drain current versus local gate voltage and back gate voltage for comparison
form the same device after DEP assembly. VDS = 0.3 V for both curves. Local gate shows far
better gate coupling. INSET: Expanded plot of IDS vs. VLG showing low threshold voltage and
subthreshold swing. The gate leakage current is < 1 pA. b) Output characteristics, IDS vs. VDS for
different gate voltages up to the saturation regime.

In figure 4.14b we plot IDS versus VDS up to the saturation regime at different local gate
voltages (0 to -1.4 V in steps of 0.2 V from top to bottom). These output characteristics are
similar to typical p-MOSFET devices. From here we can calculate the transconductance in the
saturation regime by taking g m  dI DS dV g V

DS

 1.6V

to be 0.3 μS. Normalized by the width of

the nanotube (~ 1.5 nm), we derive the normalized transconductance for the local gate of 200
S/m, while for the back gate we derive a value of 3.3 S/m. This also indicates better efficiency of
the local aluminum gate. These local gate characteristics are superior to other DEP assembled
SWNT-FETs [20] reported in the literature and comparable to some higher performance SWNTFET devices reported recently with Al2O3 gates [37,38] and high-K dielectrics [6]. Table 1 gives
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a brief comparison of a few recently fabricated SWNT-FETs along with the device presented
here.

Table 4.2 Comparison of a few recent SWNT-FETs assembled by DEP and CVD technique.
Assembly
Method

Gate
Material

Subthershold
Swing (mV/dec)

Threshold Voltage
(V)

Ref

DEP

SiO2/Back
gate

1200

1.5

20

CVD/ALD

Al2O3/Local
gate

120

N/A

37

CVD

SiO2/Back
gate

1000-2000

N/A

5

DEP

Al2O3/Local
gate

170

1

this work

4.3.4 Improvements

In the previous section, devices were fabricated from a DCE solution without low
temperature deposition of the local gate. Additionally, all of the devices are assembled
independently. We have made several improvements to the device fabrication and assembly
procedure by using the Brewer Science nanotube solution in combination with simultaneous
DEP assembly (section 4.2.1.4), cooling the evaporator stage during Al evaporation to minimize
the surface roughness of the gate (Chapter 3.4), and finally adding an additional Pd top contact
after the assembly to minimize contact resistance.
Figure 4.15a shows a 3D cartoon of the assembly setup where we apply the AC voltage
(1 MHz, 5 Vp-p) between the common source electrode (SE) and gate (G) electrode for 3
minutes. Figure 4.15b shows a representative SEM image of an individual SWNT assembled
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between the source and drain and passing over the gate electrode after the assembly. Figure
4.15c shows ID plotted as a function of local gate voltage from -2 to 2 V at a fixed bias of 100
mV for a representative device after the assembly and the top contact is made. The subthreshold
slope for this device is 270 mV/dec and the threshold voltage is ~ 0.5 V illustrating that the
Brewer Science SWNTs also display low power operation. Additionally the on state current is
increased by approximately one order of magnitude compared to the devices discussed in the
previous section.
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Figure 4.15 Fabrication of local gated SWNT-FET devices using simultaneous DEP deposition
from Brewer Science solution. (b) Scanning electron micrograph (SEM) of an individual SWNT
placed over the local gate and between the source and drain electrodes. The width of the local
gate electrode is ~ 100 nm. Scale bar: 1 μm. (c) ID vs. VLG showing low threshold voltage and
subthreshold swing for the local gated device.
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4.4 Large area parallel arrays of SWNTs

Large scale parallel arrays of SWNTs have recently attracted a considerable amount of
attention due to their high performance compared to organic based electronics. Recently,
dielectrophoresis (DEP) has been used for the directed assembly of individual, bundles, or
networks of SWNTs [15, 39-40]. However, high quality FETs from large area DEP assembled
arrays has not been demonstrated. DEP assembled SWNT-FET devices can be advantageous as
every SWNT connects between source and drain electrodes minimizing charge transport through
SWNT-SWNT interconnects.
4.4.1 Sample preparation

Highly doped Si wafers with 250 nm capped layer of SiO2 were used as substrates.
Source and drain electrodes with spacing L=5 m and a width W=200 m were defined using
electron beam lithography (EBL), then electron beam evaporation of Cr (5 nm) and Pd (30 nm),
followed by standard lift-off in acetone. The sample was then placed in oxygen plasma cleaner
for 10 minutes to remove the unwanted organic residues on the surface. The DEP assembly is
implemented in a similar way as for the individual nanotube devices. In this section we
demonstrate high quality solution processable large area field effect transistors (FETs) from
aligned arrays of carbon nanotubes (SWNTs).
We use the Brewer Science nanotube solution and dilute it to a concentration of ~1 g/ml
in filtered DI water. The assembly was carrier out in a probe station under ambient conditions.
Figure 4.16a shows a schematic of the DEP assembly circuit. First, a 3 L drop of the NT
suspension was cast onto the electrode array. An AC voltage of 300 kHz, 5 Vp-p is applied
between the source and gate electrode for 15 seconds, similar to the simultaneous deposition
method described in previous sections. Unlike the individual nanotube case, it can be clearly
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seen in the oscilloscope that the output signal on the oscilloscope as it increased by 30-40% by
the end of the assembly due to a decrease of the impedance of the drain/SiO2/Si stack. Figure
4.16b shows an SEM image for a device after the assembly. The density of the aligned array is
~1 SWNT/μm on average giving ~200 SWNTs total in the channel. The diameter of the SWNTs,
measured by AFM varies from 1.5 to 6.0 nm. A total of 16 devices were measured, of which half
of the devices are measured as-assembled without further processing (bottom contacted device).
The other half was measured following an additional EBL step for which 30 nm thick Pd was
evaporated to form a top contact (top contacted device).

4.4.2 Large area FETs from aligned arrays of SWNTs

After the assembly, the room temperature electronic transport measurements were carried
out in a probe station using the Si substrate as a global back gate. Figure 4.16c shows a
schematic of the electrical transport measurement which was performed by means of a Keithley
2400 sourcemeter, 6517A electrometer, and a current preamplifier interfaced with LabView. The
initial two terminal resistance is typically in the range of 20-50 kΩ for bottom contacted devices
and 2-5 kΩ for the top contacted devices. The mobility is calculated using the formula μ =
(LA/WVDSC)/(dID/dVG). The capacitance C of the SWNT FET array device was approximated
from

C 

AD
,
 1
1
 sinh( 2 t ox D )  
 C Q  2 ln 
 
 RD




where CQ=4 10-10 F/m is the quantum

capacitance, R is the radius of the nanotubes, and D is the linear density in SWNTs per μm of the
array [7]. According to this equation, the capacitance increases with increasing density of the
nanotube and saturates to parallel plate capacitance value at high enough nanotube density. Here,
we used R = 1 nm and D=1 SWNT/μm.
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The as-assembled aligned SWNT array devices show semi-metallic behavior with on-off
ratios, Ion/Ioff ~1.3 to 3.0 and average mobilities of μ ~5.5 and ~54 cm2/Vs for the bottom contact
and top contact devices respectively. The low on-off ratio and modest mobility is due to the
presence of large amount of metallic pathways in the array. Therefore to increase device
performance, we performed an electrical breakdown procedure to controllably reduce the
metallic pathways [41].

(a)

CNT solution

5Vp-p, 300 kHz

S

D

Pd

Pd

SiO2

Si++

G

(b)
S

D
2 μm

(c)

CNTs
W

VDS

S

D

ID

L

VG

Figure 4.16 (a) Schematic of dielectrophoretic assembly. An AC voltage of 5 V at 300 kHz is
applied to the source (S) electrode while the conducting Si substrate is monitored by an
oscilloscope. (b) SEM image of a device after assembly. (c) Cartoon for electronic transport
measurements set up.
Figure 4.17a and 4.17b shows a representative plot of drain current (ID) versus sourcedrain voltage (VDS) for three sequential breakdowns (1st, 2nd, and 3rd break) for a bottom
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contacted and a top contacted device respectively. The back gate was held constant at VG = +30
V to deplete the carriers in the p-type semiconducting SWNTs while we ramped up VDS to
eliminate the metallic SWNTs. As VDS is ramped up, the SWNTs start to breakdown and ID
begins to fall. In order to obtain reproducible results, each breakdown is stopped when ID is
about 50% of its peak value at which point VDS is swept back to zero. When the 3rd breakdown
reaches ~50% of its peak value, ID can range from ~ 0.03 to 0.12 mA.
Figure 4.17c and 4.17d show ID versus VG characteristics for a typical bottom and top
contact device respectively after each breakdown. The source-drain voltage is held constant at
VDS = -0.5 V. In figure 2c, the upper most curve is the initial sweep showing a mobility of 3.2
cm2/Vs with very little on-off ratio (~1.1). After the first breakdown the field effect behavior of
the device is enhanced - both the mobility and on-off ratios are increased to 30 cm2/Vs and ~ 10
respectively due to a reduction of metallic pathways. After the second breakdown the mobility
reduces a small amount to 18 cm2/Vs and the on-off ratio increases to ~ 26. Finally, after the
third breakdown the mobility is reduced to 10 cm2/Vs, however the on-off ratio increases a few
orders of magnitude to ~ 2 104. Figure 2d shows similar behavior for the top contacted device
with μ = 65, 92, 53, and 25 cm2/Vs and on-off ratios of 2.1, 6.6, 14, and 650 for the initial sample
and then after the 1st, 2nd, and 3rd breakdown respectively.
We find that the top contacted devices show higher mobilities which is most likely due to
the reduced contact resistance. Figure 4.17e is a plot of ID versus VG at different VDS after the
third breakdown for the same device shown in figure 4.17c. Figure 4.17f shows the detailed
output characteristics, ID versus VDS at different VG recorded for the sample presented in figure
4.17d after the third breakdown.
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Figure 4.17 A representative plot of drain current (ID) versus source-drain voltage (VDS) for three
sequential breakdowns (1st, 2nd, and 3rd break) for (a) a bottom contacted and (b) a top contacted
device (c) ID versus back gate voltage VG at constant VDS of -0.5 V after each breakdown for the
bottom contacted device. (d) ID vs. VG after each breakdown for top contacted device. (e) ID vs.
VG after 3rd breakdown at different VDS of -0.5, -1.0, and -1.5 V for the same device as in 2c.
The on-off ratio for this device is ~ 2  104. (f) Output characteristics for the top contact device
presented in 2d after 3rd breakdown.

Figure 4.18a and 4.18b shows the on-off ratio and corresponding mobility value for all of
the bottom (figure 3a) and top contact (figure 3b) devices after each breakdown. In figure 3a the
on-off ratio remains fairly constant and then increases more rapidly after the 3rd breakdown with
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median on-off ratios after each breakdown of 4.6, 9.2, and 2.6 103. Figure 3b shows a more
steadily increase in on-off ratio after each breakdown with median values of 5.8, 50, 3.5 103.
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Figure 4.18 Plot of on-off ratios and corresponding mobility for all measured devices after each
breakdown in (a) bottom contact and (b) top contact configuration.
For the bottom contacted devices, the median mobilities are 50, 27, and 9.1 cm2/Vs after
first, second, and third breakdown respectively. Top contacted devices yield median mobility
values of 77, 41, and 15 cm2/Vs after the three breakdowns respectively. We found that, the top
contacted devices are more controllable and show better device to device reproducibly after each
breakdown. This is most likely due to the better contact resistance from the top contact. The
highest mobility obtained from all the devices is 123 cm2/Vs. The mobility values reported here
are up to three orders of magnitude higher than typical FET devices made from solution
processed polymers [42].
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4.5 Conclusions
In conclusion we demonstrated the controlled assembly of SWNT devices in various device
architectures using DEP. We showed significant improvements of solution processed SWNT
devices, including mobility, on-state conductance, subthreshold slope, and threshold voltage for
semiconducting nanotube devices assembled by DEP. The mobility values are an order of
magnitude improvement over previous solution processed SWNT devices and close to the
theoretical limit. By introducing local-gates to the individual SWNT-FET devices we show
superior performance compared to global back gate with on-off ratios >104 and maximum
subthreshold swings of 170 mV/dec. We have demonstrated solution processable large area
FETs from aligned arrays of SWNTs.. After reducing the metallic pathways using electrical
breakdown, the devices displayed on-off ratios up to ~ 2  104. The devices showed p-type FET
behavior with mobilities up to three orders of magnitude higher than typical solution processed
organic FET devices. These results demonstrate that high quality SWNT devices can be obtained
from solution processing and will have significant impact in high yield fabrication of SWNT
nanoelectronic devices. In the following chapter we will explore the low temperature transport
properties of the individual solution processed SWNTs, and show that they give rise to clean QD
behavior, which is a strong justification of their high quality.
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CHAPTER 5: LOW TEMPERATURE ELECTRONIC TRANSPORT
PROPERTIES OF SOLUTION PROCESSED CARBON NANOTUBES
5.1 Introduction

The unique electronic properties of single-walled carbon nanotubes (SWNTs) make them
promising candidates for future nanoelectronic devices [1-2]. Fabrication of high quality and
high performance SWNT devices require clean SWNTs with a minimal amount of defects. To
date, the most widely used technique to achieve clean and high quality SWNT devices involves
chemical vapor deposition (CVD) growth of SWNTs directly on the substrate and then making
electrical contact to them without further processing (direct growth method). This is done by
randomly dispersed catalytic particles or lithographically patterned catalytic islands for which
the latter allows for parallel fabrication of SWNT devices at selected position of the circuit with
high yield [3-4]. Electronic transport measurements on such devices revealed transistors with
mobilities typically ranging from 1,000-10,000 cm2/Vs [5] and conductance nearing the ballistic
limit (G=4e2/h~155 μS, or R~6.5 kΩ) [6]. Further low temperature electronic transport studies
on individual SWNTs have shown evidence of clean quantum dots (QDs) [7], long mean free
paths (up to 4 μm) [8], and the observation of novel quantum phenomenon such as Kondo effects
[9], Wigner crystallization [10], Franck-Condon blockade [11], Mott insulators [12], spin-orbit
coupling [13], and ultra-clean double QDs [14] providing a strong indication of clean and defect
free SWNT devices. Although high quality devices have been obtained using direct growth CVD
technique, however, CVD requires high growth temperatures (9000 C), which is not compatible
with current Complementary metal–oxide–semiconductor (CMOS) fabrication technologies.
As outlined in chapter 2, an attractive alternative to direct growth technique for the high
throughput assembly of electronic devices at selected positions of the circuit is from post-
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synthesis fabrication using solution processed SWNTs [15-30]. Solution processing could be
advantageous due to its ease of processing at room temperature, CMOS compatibility, and
potential for scaled up manufacturing of SWNT devices on various substrates. To fabricate
individual SWNT devices from solution with high yield, it is necessary that (1) individual
SWNTs are dispersed (debundled) and stabilized in the solution and (2) impurities such as
catalytic particles and amorphous carbon from the growth procedure are removed [17,18].
Common techniques that are implemented in achieving these goals are noncovalent adsorption or
covalent functionalization. The former typically involves encapsulating the SWNTs with
surfactants using long, aggressive sonication times while the latter entail functionalization to the
SWNT sidewall through acid treatments that introduce carboxylic groups which separate bundles
and stabilize suspensions. Over the last few years, there has been tremendous effort and
continuous progress in producing high quality SWNT stable solutions [19-21]. This has led to
the sorting of metallic and semiconducting SWNTs [22] and the commercialization of electronic
grade SWNT solutions [23-24]. It is however, generally believed that solution processing
techniques can introduce defects and degrades the intrinsic electrical properties of SWNTs,
which in turn could limit their application in high quality nanoelectronic devices.
Up until now, solution processed SWNTs have been mostly characterized by Raman
spectroscopy and room temperature electrical transport measurements. Although Raman
spectroscopy has been done on a number of individual SWNT derived from stable suspensions
and show an absence or a reduction of a D-band resonance (defect related band) implying
relatively defect free SWNTs [25,26], it was noted that Raman spectroscopy is not sensitive
enough to low defect densities and therefore may not provide an accurate picture [27,28]. Room
temperature electron transport studies of individual solution processed SWNT devices show

98

moderate device properties compared to devices from direct growth techniques, such as
maximum on-state conductance of (Gon~1 μS) [29] and mobility up to 67 cm2/Vs [30]. However,
it is not clear whether the moderate device properties stem from poor contact or due to defects in
SWNTs. Only in strongly disordered SWNTs, room temperature electron transport
measurements will reveal obvious effects. For SWNTs with low defect densities, only at low
temperature will disorder become dominant as a scattering mechanism.

Low temperature

electron transport spectroscopy serves as a powerful technique to evaluate defects in
nanostructures [31, 32]. However, there are almost no systematic low temperature transport
spectroscopy studies done on SWNT devices assembled from stable solutions of SWNT. If there
are several defects along a SWNT, they will act as tunnel barriers and lead to many QDs in series
which will show irregular Coulomb diamonds with multiple energy scales. On the other hand, if
there are no defects, the entire SWNT between two electrodes can act as a single QD provided
the contacts act as tunnel barriers and lead to periodic Coulomb oscillations with well defined
Coulomb diamonds as a function of gate voltage.
In this chapter, we utilize low temperature transport spectroscopy on individual solution
processed SWNTs assembled by dielectrophoresis between 1 μm spaced Pd source and drain
electrodes to systematically evaluate the defects in many SWNT devices. We show that, at 4.2 K
the majority of the devices display periodic and well defined Coulomb diamonds at low gate
voltage regimes indicating single QD behavior while at higher gate voltage regimes, beating
behavior is observed due to small potential fluctuations in the SWNT. The Coulomb diamonds
were modeled in each gate voltage regime using a commercially available SET Monte Carlo
simulator to determine the number of QDs in the channel. Our observations suggest that the
SWNTs derived from stable solutions in this study are free from hard defects and are relatively
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clean. These results are an important step forward for the use of solution processed SWNTs for
high yield and high quality devices in nanoelectronics
All of the devices discussed in this chapter are fabricated as described in chapter 4.2
using the simultaneous DEP deposition techniques. After bonding the devices and loading them
into the cryostat we measure the I-V curves from -50 to 50 mV at room temperature typically
with the divider setup described in chapter 3.5 to determine if the samples are still functional.
Another way to check is to measure the I-VG characteristics at source drain voltage (< 50 mV).
This also allows for an initial characterization of the nanotube properties (i.e. semiconducting or
metallic). Note that the nanotube devices are extremely sensitive to electrostatic shock. To avoid
destroying the nanotube devices by electrostatic shock one should: (i) be grounded at all times
with a wrist strap when handling the devices, (ii) ground the nitrogen and helium dewars before
interesting the cryostat in to them, (iii) always having the cryostat grounded before loading a
device and measurement. Other things such as anti-static floor mats may be beneficial. After
indentifying if the devices are still working we pre-cool the cryostat in liquid nitrogen. After precooling to ~80 K we then transfer the cryostat into the liquid helium dewar (see appendix X for
detailed operation of the 4 K cryostat). I tend to wait to make measurements until the sample is at
when I can stabilize the temperature more controllably. However, one could measure the current
versus gate voltage or I-V characteristics during the initial cool down.

5.2 Tunnel barrier measurements

Figure 5.1a shows a representative plot of current (I) versus source drain voltage (VDS) at
various temperatures (from 4K up to 200K) for an individual carbon nanotube device. The
current is strongly suppressed from VDS = -20 to 20 mV for T < 30 K due to the onset of
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Coulomb Blockade (CB). From here it is possible to determine the tunnel barrier height, ΦB at
the nanotube/metal junction from the equation I  exp ( B k B T ), where kB is the Boltzmann
constant. Figure 5.1b shows a plot of Log (I) versus 1/T at a source drain bias of 10 mV. At low
temperatures the current is constant as shown by the blue line. In this regime the transport is
dominated by tunneling where carriers tunnel through the potential barrier.
3

(a) V

200 K

-22

DS

(b)
Thermal
Emission

-24

VG

0

4.2 K

Ln (I)

I (nA)

ID

-26
Tunneling

-28
-3
-40
10

-20

0
V (mV)

20

0.00

40

(meV)
B

4

Vg= 0 V

VG=0 V

EF

VG=-8 V

0

0.09

CNT

Vg << 0 V

EF

1

2

CNT
ΦB

ΦB

2
0

0.06
-1
1/T (K )

(d)

(c)

8
6

0.03

Pd

3

4

V1/2

Figure 5.1 (a) Current versus voltage characteristics for a DEP assembled nanotube from 4K up
to 200K. Inset: Shows SEM image of the nanotube device (1 μm gap) and schematic of the
transport measurement setup. (b) Log (current) vs. 1/T at 10 mV for this sample showing the two
transport regimes. Tunnel barrier height as a function V1/2 to extract the zero field tunnel barrier
height. (d) Possible band model showing the reduction of Schottky barrier height at large
negative gate voltage.

When the temperature is increased further (red line) the carriers have now additional thermal
energy that allows transport to occur over the barrier. From a linear fit to the thermal emission
regime we can extract the tunnel barrier height. At larger bias the barrier height will diminish
because the carriers are then activated though bias energy. Figure 5.1c shows a plot of the tunnel
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barrier height as a function of bias voltage. From here we extract a zero-field tunnel barrier
height of 8 meV at when the gate voltage VG is 0 V. Applying a constant gate voltage of -8 V
and repeating the I-V measurements at different temperatures yields ΦB=6 meV. We find that for
semiconducting devices with larger on-off ratios at room temperature that this effect is more
prevalent. The gate modified tunnel barriers are consistent with the Schottky barrier operation of
SWNT FETs. It is well known that the contacts are highly controlled by the gate voltage for
SWNT Schottky barriers devices [33]. A possible band diagram to explain this behavior is
depicted in figure 5.1d, which shows the reduction of Schottky barrier height with VG<<0.

5.3 Coulomb Blockade

Figure 5.2a is a plot of I as a function of VDS for an individual SWNT device at 4.2 K for
two different gate voltages VG = -0.17 V and VG = -0.16 V. At VG = -0.17 V, the current is zero
between a VDS of -20 mV to +20 mV indicating Coulomb Blockade (CB) behavior. The CB can
be lifted by applying VLG= -0.16 V. The onset of coulomb blockade is also observable in the I-VG
characteristics upon cooling the device. Figure 5.2b is a plot of current versus VG for a fixed
source drain voltage of VDS = 5 mV at various temperatures from 4.2 K up to 125 K for the same
device (sweep step = 10 mV). Current oscillations are observed as a function of gate voltage,
typical of single electron transistor behavior. It can be seen that as the temperature is raised the
peaks start to broaden and ultimately wash out at around 75 K. This can be seen more clearly in
figure 5.2c where we show a plot of the current versus the gate voltage at a lower bias (1 mV)
and smaller gate voltage sweep step (1 mV).
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Figure 5.2 (a) I-VDS curves at two different gate voltages at 4.2 K, showing Coulomb Blockade
and single electron tunneling. (b) Current versus gate voltage for a large range at VDS=5 mV at
various temperatures (sweep step = 10mV) (c) Current versus gate voltage in a small gate
voltage range with VDS=2 mV (sweep step 1 mV) at various temperatures. The peaks begin to
wash out around T=75 K corresponding to a charging energy of ~6.5 meV.

The temperature at which the oscillations wash out can give us a rough estimate of the
charging energy EC. For this device it turns out to be T=75 K which gives us EC =T /kB ~6.5.
More detailed transport measurements (stability plots) are needed to accurately determine the
characteristic energy scales of the system and to evaluate the defect densities in the system. In
the following section we present detailed transport spectroscopy measurements on such devices.

5.4 Evaluating defects in the SWNTs by low temperature transport spectroscopy

We performed low temperature spectroscopy measurements on a total of 16 individual
SWNT devices. As verified though room temperature transport measurements, 11 of the devices
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were metallic or small band-gap SWNTs (i.e. showed less than one order of magnitude change
in current (I) as a function of gate voltage (VG)) and 5 of the devices show semiconducting
behavior (one or more orders of magnitude change in I as a function of VG). Here we show
transport measurements on six representative devices (A though F). The room temperature
transport data for these devices is presented here in figure 5.3.
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Figure 5.3 Room temperature current versus gate voltage characteristics for the devices
presented in the main manuscript. VDS = 50 mV for all plots.

5.4.1 Nanotube device with multiple defects

Figure 5.4a shows I plotted versus VG at T = 4.2 K with VDS = 5 mV for device A, a
representative sample with strong disorder. Current oscillations are observed as a function of
gate voltage, typical of single electron transistor behavior [32]. Figure 5.4a’s inset shows an
expanded view of current oscillations from -1.0 V < VG < -0.0 V with VDS = 2 mV. Here it can be
seen that the oscillations are not periodic in Vg. Figure 5.4b is a color scale plot of differential
conductance (dI/dVDS), plotted as a function of both VDS and VG taken at 4.2 K (often called a
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stability plot). The conductance was calculated by numerically differentiating the I-VDS curves
for different gate voltages. Brighter regions (red and white) symbolize high conductance and
darker regions (blue) signify Coulomb blockade. Several irregular diamond shaped regimes
(Coulomb diamonds, outlined by black dashed lines) of different height can be seen. The
diamonds don’t close and the slopes are not constant.
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Figure 5.4 Device A: (a) I versus VG with VDS=5 mV for entire gate voltage range at T=4.2 K
showing Coulomb oscillations. Inset: Expanded view of irregular Coulomb oscillations with
VDS=2 mV. (b) Color scale plot of differential conductance (dI/dVDS) as a function of VG and VDS
for a selected gate voltage range at 4.2 K showing irregular diamond patterns outlined by black
dashed lines. (c) Possible scenario of defects (red crosses) that lie along the tube.

The irregular Coulomb oscillations and irregular diamonds with no closing are typical of
charge transport through multiple QDs [32] defined by a number of defects along the nanotube
[34]. The height of the Coulomb diamond is a measure of the charging energy (Ec) for the
quantum dot, which varies from ~10-20 meV for this device. From the charging energy we
estimated the size (L) of the QDs along the SWNT using EC ~ 5.0 meV / L( m) [35] and obtain
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the sizes of the QDs vary between ~0.25-0.50 μm. In figure 5.4c we depict a possible model of
this device where we show multiple defect locations along the SWNT. This in turn leads to a
number of QDs in series and creates the disordered like transport signatures. For this sample, we
did not observe any periodic oscillations or clean diamond for any gate voltage regime.

5.4.2 Clean nanotube devices

We now present measurements on Device B, a representative of a relatively clean SWNT
device. Figure 5.5a shows a plot of current versus gate voltage for a large gate voltage range (-8
to 8 V). Note that the sweep step is set to 2 mV during the gate voltage scan. This ensures high
enough resolution for picking up all the coulomb oscillations with small spacing. Figure 5.5b
shows expanded I-VG characteristics for three representative gate voltage regions; -0.4 V < VG <
0 V (region I), 2.50 V < VG < 2.75 V (region II), and 2.75 V < VG < 2.90 V (region III). It can be
seen here that, unlike device A, this device showed periodic Coulomb oscillations in these gate
voltage ranges. At gate voltages less than VG = -0.4 V the same period of oscillations still persist,
but are accompanied by broader oscillations. From 0 V < VG < 2.5 V, oscillations similar to
region I are observed. And, at some gate voltages above VG=2.9 V a similar period of oscillations
to region I exist, but then become irregular at VG > 6 V.
Figure 5.5c shows the stability plot for region I. Many regular and well defined Coulomb
diamonds (shown by the dashed lines) are seen with regular spacing ( VGI ~ 12 mV). Figure 5.5d
shows the stability plot from region II and III. In region II, an interesting “beating” behavior is
observed. Here the diamonds are not quite closing and there are several smaller diamonds with
VGII , A ~ 13 mV (similar to region 1) beating in a larger diamond with VGII , B ~100 mV.
However, in region III, Coulomb diamonds with constant charging energy and periodic spacing
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( VGIII ~13mV), similar to that of region I reappeared. To further understand the details of this
transport behavior we fitted the data using a commercially available Monte Carlo single electron
transistor simulator (SIMON 2.0) [36].
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Figure 5.5 Device B: (a) Current versus gate voltage for a large range at VDS=3 mV and T=4.2 K
(sweep step = 2mV) (b) Current versus gate voltage at VDS=3 mV and T=4.2 K in three different
gate voltage regions (region I,II, and III). (c) dI/dVDS as a function of VG and VDS at 4.2 K in
region I. Coulomb diamonds (outlined by while dotted lines on the right) showing equal spacing
(ΔVG). The charging energy, UC is the height of diamond. Bright regions symbolize high
conductance and dark regions symbolize low conductance or Coulomb blockade. (d) Stability
plot in region II and III. A “beating” behavior is observed in region II whereas in region III there
are clear closing diamonds with constant charging energy.
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Figure 5.6a shows an expanded portion of the stability plot from region I. In figure 5.6b
we show the simulated data using a single QD model (depicted in figure 5.6c) with gate
capacitance of C GI  e / VGI ~ 13.4 aF. The source and drain capacitance are found from the
slopes of the diamonds which yield values of C SI ~ 6.4 aF and C DI ~ 8.1 aF respectively [37]. The
modeled data fits well with the experiment indicating measurement of a single QD for this
region. We find that the total capacitance in region I is C I  C SI  C DI  C GI = 27.9 aF and
calculate a charging energy of U CI  e 2 / C I ~ 5.8 meV, which is consistent with the value
directly read off of the stability diagram from the diamond height in figure 5.6a.
We estimated the size of the QD to be LI  5meV / U CI ~ 0.860 μm, in close agreement
with the spacing between the source and drain electrodes which was defined to be 1.0 μm during
fabrication. This strongly suggests that the observed behavior in region I stems from a single QD
defined by the source and drain electrodes and not a pair of defects along the tube (discussed in
more detail below).
Figure 5.6d shows an expanded view of the stability plot in region II. We found that the
beating behavior could not be explained by a single QD model and that the data fit best with two
QDs in series as shown by the simulation in figure 5.6e. Figure 4f shows a circuit diagram of the
two QDs in series where we used C GII , A  e / VGII , A = 12.4 aF (smaller diamonds, QDA) and
C GII , B  e / VGII , B = 1.6 aF (larger diamond, QDB). The source and drain capacitances are C SII = 5.0
aF and C DII = 0.45 aF respectively and the capacitance between the two QDs is C A, B = 1.8 aF.
The beating pattern disappears when continuing to Region III (figure 5.6g), where we again
observe single QD behavior with clean and well defined closing diamonds. In region III, the
data fits well again with a single QD model using C GIII = 12.4 aF, C SIII = 1.8 aF and C DIII = 0.46 aF
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as shown figure 5.6h and 5.6i. These values are identical to the capacitance values from QDA in
region II suggesting that QDA is dominating the transport in region II and III but is accompanied
by a small perturbation in region II.
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Figure 5.6 (a) Expanded view of the stability plot near zero gate voltage for device B. (b)
Simulated stability plot of the same gate voltage range. (c) Single quantum dot circuit diagram
used for the simulation in figure 5.5c. (d) Expanded view of the stability plot showing “beating”
behavior (e) Simulated stability plot using two QDs in series. (f) Circuit diagram of two QDs in
series. (g) Expanded stability plot in region III, where single QD behavior is observed once
again. (h) Simulated stability plot for a single QD using the parameters extracted from figure
5.6g. (i) Single QD circuit diagram used for the simulation in figure 5.6h.
Beating effects have been observed previously in Si quantum wires as well as SWNT
QDs [38-42]. For Si quantum wires the behavior is thought to stem from QDs in series due to
inhomogeneous doping. Similar behavior in potassium doped SWNT-QDs has also been
explained in the same way [40]. This is highly unlikely in our case because no dopants were used
in this experiment. Park et al and Babic et al explained the beating pattern in an ambipolar
SWNT-QD by a small p-type QD forming at the end of an n-type SNWT near the contact and
therefore forming two serial QDs at positive gate voltages [41-42]. However, in our experiment
only p-type behavior at 4.2 K was observed.
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Figure 5.7 Possible band diagram model for device B in region I, II, and III.

Therefore we suggest that the evolution from single QD behavior to serial QDs and back
to single QD behavior in sample B is due to local potential fluctuations along the SWNT that
perturbs the overall band structure as depicted in figure 5.7, where we show a possible band
configuration for region I, II and III. In region I (Figure 5.7a), the potential fluctuations are all
above the Fermi level (EF), hence forming a single QD. As the gate voltage is increased, raising
EF, we enter into region II (figure 5.7b) where one of the fluctuations (indicated by arrow) near
the contact forms two QDs in series. By increasing the gate voltage slightly further, EF lies above
the potential fluctuation (figure 5.7c) and hence gives rise to single QD behavior again. This
model is also consistent with the observation that the gate capacitance remains the same in all
regions while the source and drain capacitances decreased as we moved to II and III (see above).
C S and C D decrease by almost an order of magnitude for region III compared to region I which
is evidence for the thickening of the Schottky barriers (w) as VG increases as shown in figure 5.7
[43-45].
We observed similar behavior to device B in several other devices. Figure 5.8 shows the
I-VG curves and stability diagrams of four other devices (C, D, E, F) measured at 4.2 K, which
show single QD behavior near VG ~ 0 V. At higher gate voltages, these devices showed transport
properties similar to device B (not shown here). The stability plots for all these samples yield
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comparable charging energy as device B (~ 6.0 meV) and similar QD size (~0.80 μm) near VG
~ 0 V which is also summarized in table 1 where we list the capacitances, charging energy, and
QD size for devices B thorough F. Out of the 16 total devices we measured, approximately 70%
of small-band gap or metallic devices and 20% of the semiconducting devices showed transport
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Figure 5.8 Device C, D, E, and F. Plots of current as a function of gate voltage and stability plot
for several other semi-metallic SWNT devices. All of the devices show relatively periodic
Coulomb oscillations and transport spectra near VG ~ 0 V with similar charging energy,
demonstrating the reproducibility from device to device.
We now discuss the possible origin of the potential fluctuations shown in figure 5.7.
Disorder in SWNTs can arise though a number of different ways such as (1) mechanical
deformations, (2) intrinsic defects from growth or processing (hard defects) and (3) electrostatic
potential fluctuations by random charges in the substrate (soft defects) [46]. Bends and buckles
can lead to tunnel barriers in SWNT devices and introduce QDs [47-50]. However, our devices
do not show any evidence of mechanical bending from the SEM images. Defects such as
localized lattice vacancies due to volatile processing or substitutions in the lattice from growth
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are also a possibility. However defects such as these lead to short range scattering from sharp
delta-like potentials and significantly modify the electron transport properties and therefore it
would be difficult to observe single QD behavior for any gate voltage range [51]. We also rule
this possibility out because we observed similar transport behavior to device B in a number of
other devices as discussed above. It is highly improbable that in each device, a pair of hard
defects from growth or processing would occur the same distance away along the SWNT and
give rise to same charging energy.

Table 5.1 Summary of Coulomb diamond spacing ΔVG, gate capacitance (CG), source (C1) and
drain (C2) capacitance, charging energy (UC) and calculated sizes (L) from L=5meV/UC.

Device

ΔVG (mV)

CG (aF)

C1 (aF)

C2 (aF)

UC (meV)

L (μm)

B

12.0

13.4

6.4

8.1

5.8

0.86

C

10.1

16.2

9.3

0.3

6.3

0.80

D

13.8

11.7

5.2

10.2

6.0

0.84

E

76.1

2.1

15

8.6

6.3

0.80

F

11.3

14.3

11

0.2

6.3

0.80

As a result, we propose that the potential fluctuations stem from random localized
charges in the substrate. This is supported by several experimental evidences and has been
accredited for disorder in SWNTs from direct growth methods also [7]. First, on the second cool
down of device B (figure 5.9a,b) and a few other samples, the same charging energy and gate
capacitances as that of first cool down were observed, which further confirms the effective QDs
formed in all these devices are defined by the permanent tunnel barriers at the source and drain
electrodes.
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Figure 5.9 (a) Current versus gate voltage at VDS=3 mV at T=4.2 K for device B close to region I
for the second cool down. (b) Stability plot for the same gate range. The charging energy is
extracted from the diamond height to be ~ 6 meV.
Secondly, although a beating pattern for device B was observed in the second cool down,
it did not appear in the same voltage range as that of first cool down (figure 5.9c,d). This
suggests that the beating behavior was most likely due to a temporary impurity in the substrate or
charge trap that was frozen into the system. This can be further confirmed by low temperature
transport spectroscopy of suspended solution processed SWNTs, and work is in progress to that
end.
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5.5 Conclusions

In conclusion, we evaluated defects in individual solution processed SWNT devices
assembled by DEP via low temperature electron transport spectroscopy. The majority of the
devices show periodic and well defined Coulomb diamonds at low gate voltage regime
corresponding to transport through a single QD while at higher gate voltage regimes, beating
behavior is observed due to potential oscillations induced by the substrate. The Coulomb
diamonds in different regimes were further modeled using a commercially available SET Monte
Carlo simulator. We present a possible band diagram model to explain the beating behavior. Our
observations suggest that SWNTs derived from stable solutions in this study are free from hard
defects and are relatively clean.
These results have a direct implication on the use of solution processed SWNTs for the
parallel fabrication of controlled quantum based electronic devices. Low defect density materials
are important for the fabrication of controlled quantum based devices. Materials with a large
amount of defects make it extremely difficult to fabricate devices with controlled and tunable
properties. In the next chapter we will show a controlled fabrication technique of single electron
transistors from SWNTs using a novel templated method. We will use our tempeted method in
combination with DEP to fabricate quantum based devices from solution processed SWNTs that
are CMOS compatible.
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CHAPTER 6: CONTROLLED FABRICATION OF SINGLE ELECTRON
TRANSISTORS FROM SINGLE WALLED CARBON NANOTUBES †
6.1 Introduction

Single electron transistors (SETs) have attracted considerable attention because of their
potential as a building block for future quantum based nanoelectronic devices [1,2]. A SET
consists of a small conducting island connected to two metallic leads through tunnel barriers.
Electron tunneling can be controlled one by one with a nearby gate electrode, capacitively
coupled to the island when its charging energy (e2/C) is greater than the thermal energy (kBT). By
reducing the size of the island, the capacitance decreases leading to a higher charging energy and
operating temperature. Since the first SET was demonstrated about 20 years ago in an aluminum
tunnel junction [3], it has been realized in a variety of systems including lithographically defined
dots in GaAs/AlGaAs heterojunction, direct etching of Si substrate, metallic grains in nanopore,
and colloidal nanocrystals [4-7]. Lithography defined dots are limited by the resolution of
lithography and often are larger in size, requiring sub Kelvin temperature for operation. In
addition, complex fabrication processes makes it difficult to control the uniformity and
reproducibility. Metallic grains and colloidal nanocrystals give smaller sized uniform dots with
SET operating temperature ~100 K, however, for SET operation they need to be placed in
nanosized gaps, which is highly challenging and difficult to control giving an extremely low
device yield.
Recently, nanowires [8,9] and single walled carbon nanotubes (SWNTs) [10-16] have
been considered to be good candidates for the fabrication of SETs because of their small
diameters. Fabrication of SET using SWNT relies on the introduction of tunnel barriers. It has
†

The work presented in this chapter is an extension of P. Stokes et al, Appl. Phys. Lett. 92, 262107 (2008).
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been shown that when a SWNT is bent at a selected position, the bend acts as a nanometer sized
tunnel barrier [12-14]. By creating a pair of bends on an individual SWNT using AFM tip, SETs
have been demonstrated [12-13]. However, AFM manipulation is time consuming and
reproducibility of the same sized device can be challenging. Additionally, many of the SWNT
SET devices mentioned here are fabricated by the find ‘em’ and wire ‘em’ technique, where the
SWNTs are positioned randomly, which is not compatible for scaled up manufacturing.
In this chapter we present a simple and scalable device engineering approach to fabricate
controllable SETs using SWNT. The approach is based on the formation of two tunnel barriers of
controllable separation by naturally bending SWNT at the edges of a raised local gate. Low
temperature electronic transport measurements 100 nm sized local gates show Coulomb
oscillations up to 125 K. The stability diagram shows charging energies of 12-15 meV and
energy level spacing of ~ 5 meV. These energies are in agreement with a quantum dot size of
~100 nm, thus verifying the dot is defined and controlled by the local gate. We further show the
assembly of the SET devices using DEP and scaling of the local gate to sub-50 nm to increase
the charging energy and observe room temperature single electron charging, demonstrating a
parallel assembly technique for fabrication of room temperature SET devices. We will discuss
the effect of electronic structure (i.e. metallic, small band gap, and semiconducting) on the SET
devices and explore the transport spectroscopy as a function of both local gate and back gate to
determine how the tunnel barriers are modified with gate voltage.

6.2 Device design and sample preparation

A cartoon of our device design is shown in figure 6.1. A SWNT is placed on a 100 nm
wide local Al/Al2O3 bottom gate and then contacted with Pd source and drain electrodes of 1 μm
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separation on Si/SiO2 substrates. The aluminum gate serves three purposes: (i) it acts as a
“mechanical template” to define two tunnel barriers at the edges by naturally bending the
nanotube due to van der Walls interactions with the substrate [17], (ii) the width of the gate
defines the size (L) of the quantum dot, and (iii) it acts as a local bottom gate to control the
operation of the SET device. Fabrication of the local gated devices is done by random dispersion
and the dielectrophoresis (DEP) technique. Below, I will give a short summary of both
techniques. More details of the random dispersion and DEP fabrication techniques on local gates
can be found in chapter 3.4 and 4.3 respectively.

Tunnel barriers due to buckling
Quantum Dot

SWNT
Pd

Al

SiO2

L

Al2O3

Pd

Si ++
Figure 6.1 (a) Schematic diagram of the nanotube SET device. The nanotube bends at the edges
of the Al/Al2O3 gate electrode to create two tunnel barriers (black) a distance (L) apart. The
central island (red) in between the tunnel barriers above the aluminum oxide, is the defined
quantum dot. The gate defines the quantum dot and controls its operation. The devices can be
fabricated by random dispersion on the local gate or on a large scale using dielectrophoresis.

6.2.1 Fabrication from random dispersion

As a proof of concept, we fabricated a number of devices with a 100 nm gate length by
random deposition of SWNTs. Briefly, contact pads are first defined by photolithography using
double layer resist, followed by thermal evaporation of 5 nm thick Cr and 50 nm Au, and
standard lift-off. We then define arrays of 40 μm long and 100 nm wide patters by means of
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electron beam lithography (EBL) for the Al gates along with reference markers (to later connect
the NTs), followed by 30-40 nm of Al deposition and lift-off in acetone. A thin aluminum oxide
layer is created by oxygen plasma treatment for 10 minutes to serve as a gate dielectric. CVD
grown SWNTs (cheaptubes.com) are then ultrasonically dispersed in 1,2-dichloroethane (DCE)
for ~5 minutes. The average length of the nanotubes after dispersion is 2-5 μm, determined by
AFM. The nanotubes are then spun (~1000 rpm) on the substrate containing the array of Al
gates. By tapping mode atomic force microscopy (AFM), we locate the nanotubes that pass over
the Al/Al2O3 gate and record their coordinates with respect to the reference markers. Another
step of EBL is then implemented to define source (S) and drain (D) top contacts, followed by 25
nm of Pd deposition and lift-off. Pd was used to make good contact with SWNT [18]. Figure
6.2a shows a SEM image of an individual SWNT device after the fabrication process. Devices
are bonded and loaded into a 4 K cryostat for electronic transport measurements. Nine devices
fabricated by this method with 100 nm local gate widths will be discussed in section 6.3.

6.2.2 Fabrication from dielectrophoresis

Following the proof of concept experiments and after optimization of the DEP process,
many of the devices were fabricated using DEP to increase the number of samples to be
measured. The assembly of the local gated SET devices using DEP is identical to the local gated
SWNT-FET devices discussed in chapter 4.3.4 using the Brewer Science SWNTs. In brief, an
array of taper shaped, source and drain electrode patterns with 1 μm spacing were defined with
electron beam lithography (EBL) and electron beam deposition of 2 nm Cr for a sticking layer
and 40 nm thick Pd followed by lift-off. We then define long lines of gate electrode patterns that
are positioned directly in the center of the source and drain electrodes using EBL once again,
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followed by ~1 nm of Cr and 25 nm Al deposition at low temperature (see chapter 3.2.3) and liftoff in acetone. As discussed in chapter 4.3, Pd should be thicker (~2 times) than the thickness of
the Al. Otherwise the Al will “short” the electric field lines and the SWNTs will be connected
only from source to the Al gate. After Al deposition the sample is treated in oxygen plasma for
10 minutes to ensure a good 2-3 nm thick aluminum oxide (Al2O3) layer.
We then assemble the SWNTs using DEP using the simultaneous DEP method (chapter
4.2) leaving the gates floating. The total yield of individual SWNTs is as high as 45% for a
single chip. Following the assembly, an additional Pd top contact is defined to reduce the contact
resistance. The spacing between the contacts is ~ 700 nm. Figure 6.2b shows an SEM image of
an individual SNWT device after the assembly (top contact not shown here). The devices
discussed in section 6.4 an onward are only fabricated by DEP, however we have observed
similar transport characteristics from both fabrication techniques.

(a)

Local Gate

(b)
S

SWNT

SWNT
S

D

D
Local Gate

1 μm

1 μm

Figure 6.2 (a) SEM image of a completed local gate device after fabrication using the random
dispersion technique. (b) SEM image of a local gate device after the DEP assembly before top
contact.
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6.3 Measurements on 100 nm devices

In this section we present measurements of two representative devices, fabricated by
random dispersion techniques. Figure 6.3a is a plot of drain current (I) as a function of source
drain voltage (VDS) for device A measured at 4.2 K for two different local gate voltages VLG = 0.145 V and VLG = -0.135 V. At VLG = -0.145 V, the current is zero between a VDS of -5 mV to +5
mV indicating Coulomb Blockade (CB) behavior. The CB can be lifted by applying VLG= -0.135
V. Figure 6.3b is a plot of current versus VLG for a fixed source drain voltage of VDS = 0.5 mV at
various temperatures from 4.2 K up to 125 K for the same device. At 4.2 K the current shows
quasi periodic oscillations as a function of VLG. It can be seen that as the temperature is raised the
peaks start to broaden and ultimately wash out at around 125 K. From this we can estimate the
charging energy UC to be ~11 meV as Coulomb oscillations typically wash out at T=UC /kB.
50

(a)

0
VLG=-0.135
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- 0 .0 5

Figure 6.3 (a) I-VDS curves at two different gate voltages at 4.2 K, showing Coulomb Blockade
and single electron tunneling. (b) Current versus local gate voltage showing several reproducible
peaks for several temperatures (bottom to top: 4.2, 12, 20, 35, 50, 75, 100, and 125 K). Peaks
begin to wash out around 125 K, for which kBT ~ 11 meV.

Figure 6.4a is a plot of differential conductance (dI/dVDS) for device A, calculated by
differentiating the I-VDS curves for different gate voltages (0.5 mV step), as a function of both
VDS and VLG taken at 4.2 K. The gate voltage range is the same as that is presented in figure 2c.
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Brighter regions symbolize high conductance (up to ~1.0 e2/h) and darker regions signify
Coulomb blockade. Several dark diamond shaped regimes (Coulomb diamonds) are outlined by
white dotted lines as a guide to the eye, which are signature of SET. Coulomb diamonds are
approximately equally spaced with VG ~ 25 mV. Diamonds closing and constant slopes
throughout the plots indicate measurement of a single quantum dot [15].

Figure 6.4 Differential conductance (dI/dVDS) as a function of local gate voltage (VLG) and source
drain voltage (VDS) at 4.2 K for two devices (a) device A and (b) device B. Coulomb diamonds
are outlined by the white dotted lines for a guide to the eye. The measured charging energy from
the diamond height is Uc ~ 13 meV and single particle levels ΔE ~ 5 meV are indicated by
arrows in both diagrams.

The height of the diamond is a measure of charging energy UC and additional lines
parallel to the boundaries (indicated by arrows) of the Coulomb diamond correspond to single
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particle level spacing ΔE. From this figure, we measure UC and ΔE to be ~13 meV and ~5 meV
respectively. Figure 3b shows the differential conductance plot of another device (device B)
which show similar energy scales.
Using the constant interaction model [19], we can extrapolate several parameters from
figure 6.4. The gate capacitance for Device A can be calculated from C G  e / VG ~ 6.4 aF. We
estimate the left and right capacitances from the slopes of the Coulomb diamond,  1  C G / C1
= -2.2 and  2  C G /(C G  C 2 ) = 0.7 yielding C1, C2 ~ 2.9 aF and 2.8 aF respectively. The
charging energy U C  e 2 / C  can be calculated from the total capacitance of the quantum dot
C   C1  C 2  CG . C   12.1 aF, yielding a charging energy U C ~ 13.2 meV, consistent with
the value directly read off of the stability diagram from the diamond height and in close
agreement with the temperature dependent data. The same calculation for Device B yields
C   11.9 aF and U C =13.4 meV. From the charging energy and energy level spacing, we can

estimate the size (L) of the dot. For SWNT the charging energy and energy level spacing is
expected to be U C ~ 1.4eV / L(nm) and ΔE ~ 0.5 eV/ L(nm) [11]. From here, for we obtain L =
106 nm from the charging energy, L = 100 nm from the level spacing, and L = 127 nm from the
temperature dependence data for Device A. Device B yields L = 104 nm from the charging
energy and L = 100 nm from the level spacing. Three other devices also showed feature of single
quantum dot with UC ranging from 12.2 to 15.0 meV in close agreement with a 100 nm sized
dot. This is consistent with the width (100 nm) of our Al gate electrode, thus verifying that the
dot is defined and controlled by the local gate. The small variation of charging energy could be
due to the small variation in nanotube diameters.
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Is it possible that the measured dots are not the “engineered dot” but are accidentally
formed due to the random defects? In order to further verify location of the quantum dot, we
compare our measured gate capacitances CG with the geometrical gate capacitance for the
cylinder-on-plane configuration CG=2πεavgε0L/cosh-1(1+t/r), where εavg is the average dielectric
constant between air and Al2O3, t is the oxide thickness and r is the radius of the tube. With t =
5 nm and r = 0.75 - 1.5 nm, we obtain values of CG ranging from ~ 6.1 to 7.7 aF in reasonable
agreement with our measured values of 2.0 to 6.5 aF as shown in table 6.1.
Table 6.1 Radius (r), peak spacing ( VG ), experimental gate capacitance (CG,exp), and theoretical
gate capacitance (CG,thry) for five different local gated SET devices with 100 nm gate widths.

CG, thry (aF)

Device

r (nm)

ΔVG (mV)

A

1.50

45

3.6

7.7

B

0.75

25

6.5

6.1

C

0.75

40

4.1

6.1

D

1.00

50

3.2

6.7

E

0.85

90

1.6

6.4

CG, exp (aF)

The close agreement of the measured energy scale with the defined ~100 nm sized dots,
along with the agreement between the measured gate capacitances and the geometrical gate
capacitance in several samples strongly indicate that quantum dot is indeed defined using our
mechanical template approach. It is nevertheless possible that accidental dots can also occur
alongside the engineered dot giving rise to multi-dot features [20] and four other samples we
measured show such multi-dot features.
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Further scaling of the gate width should allow to increase the charging energy and realize
room temperature operation, which is discussed in the next section where we minimized the gate
width to less than 50 nm.
6.4 Towards parallel fabrication of room temperature SETs

Two of the most fundamental challenges in single electron device technology are to
increase the operating temperature of SET devices to room temperature and mass fabricate
reproducible SET devices on a large scale (see chapter 2.6.5 for a review of room temperature
SETs in SWNT). Previous device schemes are often complex and time consuming, which make
them incompatible with parallel fabrication.
Additionally, a common misconception of SET devices is that by only reducing the size
of the QD will lead to high charging energy and eventually room temperature operation. If we
minimize the QD size in SWNT to ~ 20 nm which is the typical limit of electron beam
lithography, and neglect CS and CD, we obtain a gate capacitance of ~1.5 aF from the cylinder on
plane model (CG=2πεavgε0L/cosh-1(1+t/r)) and hence a charging energy of ~100 meV (~4 times
that of room temperature). However, the source and drain capacitance can only be neglected
when CS , CD  CG , which in practice is not the case since they often range from 1-10 aF, and in
turn reduce the charging energy dramatically. Even if both the source and drain capacitance are 1
aF each, the charging energy is still ~50 meV. However, room T operation requires the charging
energy to exceed the thermal energy by at least 3-4 times.
In this section we will first show room temperature charging in a few semiconducting
SWNTs and then discuss the effect of electronic structure on a number of samples. For the small
band gap samples, although room temperature charging is not readably observed, we can tune the
gate voltages to control the charging energy almost a full order of magnitude in a single device
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and push the device into the higher operating temperature range. We will present a general model
to explain the evolution of these devices as a function of local gate and back gate voltage.
The devices are fabricated by the DEP technique as discussed is section 6.2. The local
gate width is minimized during the EBL process by defining a zero line width, with the aim of
minimizing the QD and maximizing the charging energy. This ensures that the beam will make
only a single pass when writing the line. Figure 6.5a shows an SEM image of a device after the
assembly. Figure 6.5b shows a high resolution SEM image of an Al gate after lift-off, showing a
gate width of < 50 nm. We typically find gate widths in the range of ~ 30-40 nm. Further
optimization is necessary for the fabrication of reproducible sub-30 nm gate widths.
(b)

(a)

200 nm

1 μm

Figure 6.5 (a) SEM image of a device after the assembly. (b) High resolution image of the local
gate electrode showing sub-50 nm gate width.
6.4.1 Effect of electronic structure and dual gated transport spectroscopy

6.4.1.1 Semiconducting devices

Figure 6.6a is a plot of current versus VLG for a fixed source drain voltage of VDS = 5 mV
at various temperatures from 70 K up to 300 K. for a semiconducting SWNT device, taken in
vacuum. Oscillations in the current (single electron peaks) with a spacing of VG ~188 mV are
persistent up to 300 K indicating single electron charging at room temperature. Figure 6.6b is a
plot of the current versus local gate voltage at 300 K for different bias voltages (5, 10, 20, and 30
mV). At each bias voltage the coulomb oscillations lie on top of one another indicating the
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reproducibility of the data at room temperature. Figure 6.6c shows the stability plot of this device
taken at T=100 K which shows coulomb diamonds with large charging energy (up to 150 meV).
The gate capacitance for this device is C G (exp)  e / VG ~ 0.9 aF.
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Figure 6.6 (a) Current oscillations (single electron tunneling) as a function of local gate voltage
showing SET behavior up to room temperature. The curves are offset for clarity. (b) Current
versus gate voltage at different source drain voltages at room temperature showing the
reproducibility of the coulomb oscillations. (c) Stability plot taken at T=100 K. The charging
energy varies from ~100 to 150 meV

We can compare this experimental value with the theoretical value from the geometrical
gate capacitance for the cylinder-on-plane configuration, CG(thry)=2πεavgε0L/cosh-1(1+t/r) where L
is the size of the QD, εavg is the average dielectric constant between air and Al2O3, t is the oxide
thickness and r is the radius of the tube.

Using r = 1 nm, t = 5 nm, and L~40 nm from the

measured gate width, we obtain CG(thry) ~ 0.80 aF, in close agreement with our measured value.
From the slopes of the diamonds we find that the tunnel barrier capacitance values are also very
small; C1 ~ 0.03 aF and C2~ 0.20 aF. This gives a total capacitance of ~1.20 aF leading to a
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charging energy of ~135 meV, consistent with the stability plot. The observation of room
temperature single electron charging in combination with the capacitance agreement confirms
that the size of the QD is very small and defined by the gate electrode giving rise to operation at
room temperature..
We have observed room temperature charging in an additional semiconducting device.
Figure 6.7a shows a plot of the current versus local gate voltage at elevated temperatures (from
200 to 300 K). The inset shows an SEM image of the individual SNWT device. It can be again
be seen here that coulomb oscillations are also observed up to room temperature. Figure 6.7b
show a plot of current versus local gate voltage at different source drain voltages showing the
reproducibility of the coulomb oscillations. The spacing between peaks is ~ 250 mV, similar to
the first device presented in this section, suggesting that the gate capacitance and dot size is
extremely small.
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Figure 6.7 (a) Coulomb oscillations as a function of local gate voltage at elevated temperatures
showing SET behavior up to room temperature. Inset: SEM image of the device. (b) Current
versus gate voltage at different source-drain voltages at room temperature showing the
reproducibility of the coulomb oscillations.
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6.4.1.2 Metallic and small band gap devices

In tight binding models, SWNTs are suggested to be either semiconducting with a band
gap according to its diameter (EG ~ 0.7 eV‧nm/d), or metallic, with a linear dispersion, E = ħνFk,
where νF ~ 8*105 m/s is the Fermi velocity and k is the wave vector [21]. However, in practice,
the majority of metallic SWNTs possess a small band gap in tens of meV due to curvature, strain
and electron-electron interactions [22]. In almost all of our devices we observe at least some
slight change in current as a function of local gate voltage at room temperature indicating a
small-band gap SWNT, so we will group the small band gap and “metallic” SWNTs together and
call them “small band gap”.
In contrast to some of semiconducting SWNTs, we could not readably observe room
temperature charging for any of the small band gap SWNTs immediately with the minimized
gate width. However, by modification of the local and back gate voltages it is possible to tune
the charging energy and hence control the operating temperature with application of both back
gate and local gate voltages simultaneously.
Figure 6.8a shows a plot of the current versus the back gate voltage and local gate
voltage with a fixed bias voltage of 2 mV, taken at T=4.2 K. Brighter regions (red and white)
symbolize high current and darker regions signify Coulomb Blockade. The bright diagonal lines
throughout the plot correspond to coulomb oscillations. At certain values of VBG and VLG clear
parallel lines are observed which correspond to regimes where a single QD is being measured,
whereas in smeared looking areas that are irresolvable correspond to transport through multiple
QDs. This can be more clearly seen in figure 6.8b, where we show an expanded view of a
selected regime. To understand the detail of how the tunnel barriers are changing we measured
the stability plots as a function of local gate voltage at different back gate voltages, particularly
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those back gate voltages that show single QD behavior, which allows for the extraction of
capacitance values though the coulomb diamonds.
Figure 6.9a shows the stability plot taken as a function of local gate with VBG=2.5 V at
T=4.2 K. A number of Coulomb diamonds are observed as a function of local gate voltage,
becoming smaller as VLG becomes more negative. The charging energy ranges from ~100 meV
to ~50 meV from positive to negative gate voltage (region II to I respectively). A beating effect
is also observed which is discussed in chapter 5 for individual back gated SWNTs, suggesting
more than one QD in series. However the smaller QD (showing the large diamonds) is
dominating.

(a)

Single QD

Multiple QD

VBG (V)

VBG (V)

(b)

VLG (V)
VLG (V)

Figure 6.8 (a) Current versus back gate and voltage gate voltage taken at T=4.2 K with a constant
source-drain voltage of 2 mV. (b) Expanded view of a section of the stability plot. Diagonal lines
running throughout the plot correspond to single electron peaks. Where the lines are clear and
evenly spaced correspond to measurement of a single QD, while smeared areas indicated
transport though multiple QDs.
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Figure 6.9 (a) Current versus local gate voltage of a small band gap device from T=4.2 K up to
280 K (bottom to top) at VBG=2.5V. Coulomb oscillations persist up to 250 K. (b) Stability plot
taken as a function of local gate voltage with VBG=2.5V. A beating effect is observed within the
larger coulomb diamonds that have a charging energy of ~ 50 to 100 meV. (c) Current versus
local gate voltage from T=4.2 K up to 280 K (bottom to top) at VBG=-7.5 V. Stability plot taken
with VBG=-7.0 V. T = 5, 15, 30, 50, 80, 120, 150, 200, 250 K from bottom to top.
Figure 6.9b shows the stability plot for the same device as a function of local gate voltage
with VG = -7 V. The charging energy ranges from ~30 meV to ~10 meV from positive to
negative gate voltage which is much smaller than for VBG = 2.5 V. The stability plots are also
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consistent with the temperature dependence plots of the I-VLG characteristics at VBG = 2.5 V and
VBG = -7.0 V as shown in figure 6.9c to 6.9d respectively. At VBG = 2.5 V the Coulomb
oscillations are persistent up to ~ 200 K whereas at VBG = -7.0 V, the only persist up to ~ 80 K.
This shows the ability to tune the operating temperate of a single device.
We measured the source, drain, and gate capacitances in region I and II for both back
gate voltages from the stability plots in figure 6.9a and 6.9b. Table 6.2 shows the capacitance
values and calculated charging energy in each region. For VBG=2.5 V the gate capacitance and
source capacitance change by a factor of two, where the drain capacitance changes more than
one order of magnitude. This leads to an approximately four-fold change in charging energy
from region I to II. For VBG=-7 V the gate capacitance remains fairly constant where the source
and drain capacitance change is also more abrupt. This shows that the main change in the
charging energy is due to a change in the lead capacitance, while only some change originates
from the gate. It can be seen from the table that in a single device we can tune the charging
energy almost an order of magnitude by just changing the local and back gate voltages. This
represents the high tunability of our SET devices, which may be beneficial to push certain
devices to desired operating temperatures.

Table 6.2 Summary of the capacitance values and charging energy for device A in region I at
VBG=2.5 V.

UC (meV)

VBG (V)

Region

CG (aF)

C1 (aF)

C2 (aF)

2.5

I

0.36

4.05

2.80

21.5

2.5

II

0.72

0.25

1.21

89.2

-7.0

I

3.60

12.6

8.78

12.9

-7.0

II

2.05

4.28

1.81

37.7
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We find that similar behavior is observed in other samples. That is; we typically observe
that the charging energy diminishes as the local gate voltage becomes more negative, and
similarly as the back gate becomes more negative the charging energy is also diminished. Figure
6.10a shows the stability plot for another device with VBG set to -3 V. Figure 6.10b shows an
expanded view at negative gate voltage yielding a charging energy of ~ 15 meV. Whereas, in
figure 6.10c (at high positive gate) we observe a charging energy ~60 meV.
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Figure 6.10 (a) Stability plot taken as a function of local gate voltage with back gate set to – 3 V
for another device. A diminishing of the charging energy is observed as negative gate voltage is
increased. The charging energy is ~15 meV. (b) Expanded view of the stability plot at large
negative gate voltage. (c) Expanded view in the positive gate voltage regime. The charging
energy is ~50 meV.

With information about how the tunnel barriers are modified with gate voltage and how
the QDs are localized on the SWNT, we can put forth a generalized model for these devices.
Figure 6.11 shows a cartoon of how the tunnel barriers may change with both the local gate and
back gate voltage:
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At VBG >> 0 V, VLG << 0 V (figure 6.11a) the local gate barriers are transparent, however
because the Fermi level is placed above any potential fluctuations due to the back gate voltage it
gives rise to single QD behavior.
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Barriers intermediate
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Figure 6.11 Evolution of the tunnel barriers as a function of local and back gate voltages. See
text for detailed description.
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At VBG >> 0 V, VLG ~ 0 V (figure 6.11b) the local gate barriers are in the intermediate
regime where they are still defining a single QD.
At VBG >> 0 V, VLG >> 0 V (figure 6.11c) the Fermi level is placed in the band gap and
the all tunnel barriers become opaque, and therefore no conduction can take place.
For VBG << 0 V, VLG << 0 V (figure 6.11d) the tunnel barriers defined by the local gate
voltage become transparent and any potential fluctuations due to the substrate are above the
Fermi level due to the application of negative back gate voltage. This in turn leads to a quantum
dot formed only by the leads. This is consistent with the fact that we observe small charging
energies, less than or equal to 10 meV in this regime for both the measured devices, which is too
small to correspond to the sub-50 nm dot size defined by the Al gate.
At VBG << 0 V and VLG ~ 0 V (figure 6.11e) the potential fluctuations due to the substrate
can possibly cross the Fermi level, giving rise to multiple QD behavior. These observations are
consistent with figure 6.10a, where we observe disordered transport behavior for small bvalues
of VLG.
For VBG << 0 V and VLG >> 0 V (figure 6.11f) the potential fluctuations due to the
substrate are below the Fermi level by application of the local gate and the QD is localized on the
Al gate. This is consistent with the fact that we observe the larger diamonds at VLG >> 0 (figure
6.9b).
At VLG, VBG ~ 0 V, (not shown in the figure) some devices show clean behavior whereas
others do not as discussed in section 6.2, so we can not make a generalization for this gate
voltage regime. It highly depends on the original position of the Fermi level with respect to the
leads.
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6.4.1.3 Discussion

These results suggest that in our device there is a strong control over the tunnel barriers
by both gate voltages. The observations here are consistent with previous work by Beirk et al,
where local gate voltages tuned kinked induced barriers from transparent to opaque [23-24].
We note that ~20% of the small band gap nanotube devices assembled by DEP did not
show CB at all at low temperatures, whereas all semiconducting devices did. Figure 6.12 shows a
histogram of the number of semiconducting and small band gap devices that do not show CB and
the number of devices that do show CB. This percentage is also consistent with devices
fabricated by random deposition. The absence of CB was in coordination with the devices that
had a resistance of less than ~50 kΩ at room temperature for all gate voltages, indicating that
tunnel barriers were not formed by the local gate. This agrees well with the fact that for
confinement in SETs the resistance of the tunnel barriers should be greater than e2/h (25 kΩ) (see
chapter 2.6). Typically, I find that the smaller the band gap (i.e. smaller on-off ratio), the less
likely to observe CB at low T.
25

# of devices

20

semiconducting
small band gap

15
10
5
0

no Coulomb
Blockade

Coulomb
Blockade

Figure 6.12 Histogram showing the number of devices that did not show CB and that showed CB
at low temperatures for semiconducting and small band gap SWNTs.
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There are two possible reasons of why the tunnel barriers were not formed in a small
percentage of small band gap devices. It turns out that the scattering centers created by bends
strongly depend on the charlity of the SWNT. Theoretical studies [25-26] have shown that
metallic SWNTs are less susceptible to scattering compared to semiconducting SWNTs upon
bending. And, larger diameter SWNT will also be less susceptible to bends and therefore tunnel
barriers are more difficult to induce.
Additionally, in SWNTs, disorder affects the transport in two ways; (i) short range
scattering and (ii) long range scattering [27]. Nanotubes have two degenerate dispersion braches
originating from the K and K’ points, for which both have left and right movers. Backscattering
can occur in the same branch or between two branches. Only sharp atomic disorder will induce
scattering between two branches and involves a large momentum transfer. Whereas, when
backscattering occurs in the same branch it is due to long range disorder such as charge traps in
the substrate or weak bends. It was shown that metallic SWNTs are only prone to short range
disorder where semiconducting SWNTs are prone to both short range and long range. Therefore,
for the metallic SWNTs that do not show CB, it is possible that when the SWNT bends over the
local gate there is not a strong induced short range disorder, where as in the other SWNTs that
are small band gap or semiconducting, a long range or possibly in some cases, short range
disorder is caused by the bending. Nonetheless, the majority of the devices are highly tunable
which may allow for the future high yield fabrication of room temperature SET devices.
6.5 Conclusions

In conclusion, we presented a simple device engineering approach for the controlled
fabrication of SET using SWNT by employing Al/Al2O3 local gate as a mechanical template. In
this proof of concept experiment, a SWNT is placed on a 100 nm wide local bottom gate and
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then contacted with Pd source and drain electrodes. Low temperature electronic transport
measurements for several devices show the charging energies and single particle energy level
spacing to be 12-15 meV and ~5 meV respectively consistent with a dot size of ~100 nm. This
confirm that the local gate electrode (i) acts as a “mechanical template” to bend the nanotube at
its edges to introduce tunnel barriers, (ii) its width defines the size of the quantum dot, and (iii) it
controls the operation of the SET device. We investigated the effect of electronic structure on our
device structure and found that in some cases small band gap SWNTs did not show CB, whereas
all semiconducting SWNTs showed CB. We further showed how the QDs where localized on the
SWNTs by using the back gate in combination of local gate, and found that double QDs where
observed, both in the strong and weak coupling regime. This was mainly due to the local gate
acting as a tunable barrier between two QDs. We presented a possible model to explain the
transport data for the dual gated spectroscopy data. We showed by, further scaling of the gate
width, single electron charging was observed in semiconducting SWNTs at room temperature.
These results have strong implications on engineering SETs in SWNTs using local gate
techniques combined with large scale assembly techniques.
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CHAPTER 7: CONCLUSIONS
7.1

Summary

In this thesis, solution processed SWNTs in combination with AC dielectrophoresis
(DEP) were utilized to fabricate CMOS compatible SWNT field effect transistors (FETs) and
single electron transistors (SETs) with high yield and their detailed electronic transport
properties were studied. Chapters 1-3 included an overview of the basic concepts of carbon
nanotube and device fabrication techniques relevant to the experiments described in chapters 4-6.
In chapter 4, we showed that solution processed SWNTs can give rise to high quality
FET devices. The mobility, on-state conductance, subthreshold slope, and threshold voltage for
semiconducting nanotube devices we considerably improved from previous works. In chapter 5,
we showed detailed low temperature electron transport spectroscopy measurements that allowed
for the evaluation of defects in the solution processed SWNT devices. At 4.2 K, the majority of
the devices show periodic and well defined Coulomb diamonds near zero gate voltage
corresponding to transport through a single quantum dot while at higher gate voltages, beating
behavior is observed due to small potential fluctuations induced by the substrate. Both chapter 4
and chapter 5 show that high quality SWNT devices can be obtained from solution processing
and will have significant impact in high yield fabrication of SWNT nanoelectronic devices.
In chapter 6 we showed the controlled fabrication of SET devices from carbon nanotube
and investigated their electronic properties in detail. We combined the DEP technique with our
templated SET design to demonstrate the parallel fabrication of SET devices from SWNT. We
found that the electronic structure played a major role in the device characteristics, and that
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minimizing the gate electrode for semiconducting SWNTs we were able to observe room
temperature single electron charging.
7.2

Future directions

For the individual DEP assembled nanotube devices I was not able to increase the total
device yield beyond ~ 30%. This is consistent with a number of other groups. I suspect this could
be due to a number of issues such as the AC voltage being to large such that it is blowing up the
SWNTs once they are assembled, or that the length of the SWNTs is not narrow enough.
Reducing the voltage or playing with frequency and time did not show an indication of increased
device yield. Some groups claim that length separation is crucial for increasing the device yield.
It would be interesting to find the exact mechanism that is limiting the yield. Another interesting
topic would be to explore theoretically (combined with experiment), on the separation of SWNTs
using DEP. Currently, theoretical efforts have lacked in this area and it is not well understood.

Figure 7.1 Suspended SNWT device fabricated by AC dielectrophoresis over a trench to remove
the effect of the substrate in the transport.
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Suspending SWNTs using DEP and investigating their transport properties is a necessary
experiment to further verify that disordered effects are stemming from the substrate. I have done
some preliminary experiments in the assembly of suspended devices. We used 500 nm thick
oxide wafers and wet etched a trench ~ 400 nm deep using a buffered oxide etch between the
electrode pair. Although the assembly yield was extremely low, I was successful in suspending a
few SWNTs. Most devices were bridged but collapsed in the trench. Figure 7.1 shows a SEM
image of the suspended SWNT device fabricated in such a way. I suspect that the yield may be
increased by increasing the oxide thickness to ~ 1 μm, and etch a trench of ~ 900 nm. It may be
also beneficial to study the nanomechanical motion as it has been shown to be coupled to the
electron transport physics.
There are several experiments that could provide further understanding of the local gated
devices. One of the major issues I dealt with was the variation from nanotube to nanotube.
Fabrication of devices with similar nanotube structure may be done by using now available
SWNT solutions that are separated by electronic type. The difficulty would be the variation in
each electronic type, for instance diameter dependence should also be studied for accuracy.
Scaling the gate length for the different electronic structures and knowing the diameter would
also be beneficial to understand how scaling has effects on each electronic type. A number of
additional room temperature SET devices is also needed to further verify the origin of the room
temperature charging. Possible suspended SWNT devices combined with local gate may allow
for even cleaner transport characteristics which would provide a clearer picture of the device
physics and multiple gate schemes may be used to fabricate controllable double quantum dots.
Single electron logic devices at room temperature would also be extremely interesting to explore.
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This thesis should provide a promising route for the fabrication of CMOS compatible
SWNT devices and have strong technical and scientific implication on future device design and
fabrication techniques. As carbon nanotubes have been held back from their way into
mainstream industry so far, it should be extremely interesting and exciting to see how they
evolve into the electronics industry in the next 10 years. Maybe one day the computers,
televisions, and phones we use everyday will contain circuits consisting of billions of carbon
nanotubes.
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